SCAS305A - MARCH 1993 - REVISED AUGUST 1995

- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

(TOP VIEW) 24 🛮 V_{CC} <u>OE</u> 23 🛮 1Q 1D []2 2D 🛮 3 22 2 2Q 3D []4 21 3Q 20 4Q 4D 🛮 5 5D 6 19 || 5Q 6D 🛮 7 18 6Q 7D 🛮 8 🛮 7Q 17 8D II 9 ll aq 16 9D 1 10 15 9Q CLR 11 14 CLKEN 12 13 GND L ∐ CLK

DB. DW. OR PW PACKAGE

description

This 9-bit bus-interface flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC823 is designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

With the clock-enable (CLKEN) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking CLKEN high disables the clock buffer, latching the outputs. The SN74LVC823 has noninverting data (D) inputs. Taking the clear (CLR) input low causes the nine Q outputs to go low independently of the clock.

A buffered output-enable (\overline{OE}) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. The output-enable (\overline{OE}) input does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC823 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each flip-flop)

| | INPUTS | | | | |
|----|--------|-------|------------|---|----------------|
| OE | CLR | CLKEN | CLK | D | Q |
| L | L | Х | Χ | Х | L |
| L | Н | L | \uparrow | Н | Н |
| L | Н | L | \uparrow | L | L |
| L | Н | Н | Χ | Χ | Q ₀ |
| Н | Χ | Χ | Χ | Χ | Z |




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCAS305A - MARCH 1993 - REVISED AUGUST 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | 0.5 V to 4.6 V |
|---|---|
| Input voltage range, V _I (see Note 1) | 0.5 V to 6.5 V |
| Output voltage range, VO (see Notes 1 and 2) | \dots -0.5 V to V _{CC} + 0.5 V |
| Input clamp current, I _{IK} (V _I < 0) | – 50 mA |
| Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) | ±50 mA |
| Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$ | ±50 mA |
| Continuous current through V _{CC} or GND | ±100 mA |
| Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 3) |): DB package 0.65 W |
| | DW package 1.7 W |
| | PW package 0.7 W |
| Storage temperature range, T _{stg} | 65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 4)

| | | MIN | MAX | UNIT |
|----------|--|-----|-----|------|
| Vcc | Supply voltage | 2.7 | 3.6 | V |
| VIH | High-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | 2 | | V |
| V_{IL} | Low-level input voltage $V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$ | | 0.8 | V |
| VI | Input voltage | 0 | 5.5 | V |
| ۷o | Output voltage | 0 | VCC | V |
| | $V_{CC} = 2.7 \text{ V}$ | | -12 | mA |
| IОН | High-level output current $V_{CC} = 3 \text{ V}$ | | -24 | IIIA |
| la. | Low-level output current $ \frac{\text{V}_{CC} = 2.7 \text{ V}}{\text{V}_{CC} = 3 \text{ V}} $ | | 12 | mA |
| lOL | | | 24 | IIIA |
| Δt/Δν | Input transition rise or fall rate | 0 | 10 | ns/V |
| TA | Operating free-air temperature | -40 | 85 | °C |

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

SCAS305A - MARCH 1993 - REVISED AUGUST 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | v _{cc} † | MIN TYP‡ | MAX | UNIT | |
|-----------------|--|-------------------|----------------------|------|------|--|
| | I _{OH} = -100 μA | MIN to MAX | V _{CC} −0.2 | | | |
| ., | 10.1 = 12.mA | 2.7 V | 2.2 | | V | |
| VOH | I _{OH} = – 12 mA | 3 V | 2.4 | | V | |
| | I _{OH} = -24 mA | 3 V | 2 | | | |
| | I _{OL} = 100 μA | MIN to MAX | | 0.2 | V | |
| V _{OL} | I _{OL} = 12 mA | 2.7 V | | 0.4 | | |
| | I _{OL} = 24 mA | 3 V | | 0.55 | | |
| lį | $V_I = 5.5 \text{ V or GND}$ | 3.6 V | | ±5 | μΑ | |
| loz | $V_O = V_{CC}$ or GND | 3.6 V | | ±10 | μΑ | |
| lcc | $V_I = V_{CC}$ or GND, $I_O = 0$ | 3.6 V | | 20 | μΑ | |
| ∆lcc | One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND | 3 V to 3.6 V | | 500 | μΑ | |
| Ci | $V_I = V_{CC}$ or GND | 3.3 V | 9 | | pF | |
| Co | $V_O = V_{CC}$ or GND | 3.3 V | 10 | | pF | |

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing characteristics over recommended operating free-air temperature range, (unless otherwise noted) (see Figure 1)

| | | | | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 2.7 V | |
|-----------------|---------------------------------------|-----------------|-----|------------------------------------|-----|-------------------------|-----|
| | | | MIN | MAX | MIN | MAX | |
| fclock | Clock frequency | | 0 | 100 | 0 | 80 | MHz |
| t _W | Pulse duration | CLR low | 5 | | 5 | | ns |
| | CLK | CLK high or low | 4 | | 4 | | |
| | | CLR inactive | 1 | | 1 | | ns |
| t _{su} | Setup time, data before CLK↑ | Data | 2 | | 3 | | |
| | | CLKEN low | 3.5 | | 4.5 | | |
| th | 11 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | Data | 2 | · | 2 | | |
| | Hold time, data after CLK↑ | CLKEN low | 0.5 | | 0.5 | | ns |

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 3.3 V ± 0.3 V | | V _{CC} = 2.7 V | | UNIT |
|------------------|-----------------|----------------|------------------------------------|-----|-------------------------|-----|------|
| | (INFOT) | | MIN | MAX | MIN | MAX | |
| f _{max} | | | 100 | | 80 | | MHz |
| | CLK | Q | 2 | 8 | 2 | 9 | |
| ^t pd | CLR | Q | 1.5 | 8 | 1.5 | 9 | ns |
| t _{en} | ŌĒ | Q | 1.5 | 8.5 | 1.5 | 9.5 | ns |
| ^t dis | ŌĒ | Q | 1.5 | 8 | 1.5 | 9 | ns |




[‡] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

| PARAMETER | | | TEST CO | TYP | UNIT | |
|---------------------|---|------------------|-------------------------|------------|------|-----|
| C _{pd} Pov | Dower dissipation conscitones per flip flop | Outputs enabled | C _L = 50 pF, | f = 10 MHz | 22 | , r |
| | Power dissipation capacitance per flip-flop | Outputs disabled | | | 12 | pF |

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

1.5 V

VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

1.5 V

NOTES: A. C_L includes probe and jig capacitance.

Output

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq 2.5 \ ns$.

S1 at GND

(see Note B)

D. The outputs are measured one at a time with one transition per measurement.

VOL

- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated