### SN74LVC841 10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS307A - MARCH 1993 - REVISED JULY 1995

- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

#### DB, DW, OR PW PACKAGE (TOP VIEW)

OE	1	$\bigcup_{24}$	] v <sub>cc</sub>
1D	2	23	] 1Q
2D	<b>[</b> ]3	22	] 2Q
3D	[]4	21	] 3Q
4D	[]5	20	] 4Q
5D	[]6	19	] 5Q
6D	[7	18	] 6Q
7D	8	17	] 7Q
8D	<b>[</b> ]9	16	] 8Q
9D	10	15	] 9Q
10D	[] 11	14	] 10Q
GND	12	13	LE

#### description

This 10-bit bus-interface D-type latch is designed for 2.7-V to 3.6-V  $V_{CC}$  operation; it can interface to a 5-V system environment.

The SN74LVC841 is designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The ten latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs.

A buffered output-enable (OE) input can be used to place the ten outputs in either a normal logic state (high or low levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable  $(\overline{OE})$  input does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC841 is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**

INPUTS		ОИТРИТ	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q <sub>0</sub>
Н	Χ	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




# logic symbol†



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)





## SN74LVC841 10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS307A - MARCH 1993 - REVISED JULY 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 6.5 V
Input voltage range, V <sub>I</sub> (see Note 1)	
Voltage range applied to any output in the high impedance state	
or power off state, V <sub>O</sub> (see Note 1)	0.5 V to 6.5 V
Voltage range applied to any output in the high	
or low state, V <sub>O</sub> (see Notes 1 and 2)	5 V to $V_{CC}$ + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	– 50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}$ C (in still air) (see Note 3): DB package	0.65 W
DW package	1.7 W
PW package	0.7 W
Storage temperature range, T <sub>stq</sub>	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This value is limited to 4.6 V maximum.
  - The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
    For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book, literature number SCBD002B.

### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
vcc	Supply voltage	Operating	2	3.6	V	
		Data retention only	1.5		v	
VIH	High-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		V	
V <sub>IL</sub>	Low-level input voltage	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	V	
VI	Input voltage		0	5.5	V	
v <sub>O</sub>	Output voltage	High or low state	0	VCC	V	
		3 state	0	5.5		
ЮН	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA	
		V <sub>CC</sub> = 3 V		-24		
lOL	Low-level output current	V <sub>CC</sub> = 2.7 V		12	→ mA I	
		V <sub>CC</sub> = 3 V		24		
Δt/Δν	Input transition rise or fall rate		0	10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



# SN74LVC841 10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS307A - MARCH 1993 - REVISED JULY 1995

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	v <sub>CC</sub> †	MIN TYP‡	MAX	UNIT
Voн	$I_{OH} = -100 \mu\text{A}$	MIN to MAX	V <sub>CC</sub> −0.2		٧
	Jan. 42 mA	2.7 V	2.2		
	I <sub>OH</sub> = - 12 mA	3 V	2.4		
	$I_{OH} = -24 \text{ mA}$	3 V	2.2		
VOL	I <sub>OL</sub> = 100 μA	MIN to MAX		0.2	V
	I <sub>OL</sub> = 12 mA	2.7 V		0.4	
	I <sub>OL</sub> = 24 mA	3 V		0.55	
lį	V <sub>I</sub> = 5.5 V or GND	3.6 V		±5	μΑ
loz	$V_O = 5.5 \text{ V or GND}$	3.6 V		±10	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		10	μΑ
∆lcc	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V		500	μΑ
C <sub>i</sub>	$V_I = V_{CC}$ or GND	3.3 V			pF
Co	$V_O = V_{CC}$ or GND	3.3 V			pF

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.



<sup>&</sup>lt;sup>‡</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated