SN64BCT2827C 10-BIT BUS/MOS MEMORY DRIVER WITH 3-STATE OUTPUTS

SCBS415 - APRIL 1987 - REVISED NOVEMBER 1993

 State-of-the-Art BiCMOS Design Significantly Reduces I_{CCZ} 	DW OR NT PACKAGE (TOP VIEW)					
 ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	OE1 1 24 V _{CC} A1 2 23 Y1 A2 3 22 Y2					
 Output Ports Have Equivalent 33-Ω Series Resistors, So No External Resistors Are Required 	A3 4 21 Y3 A4 5 20 Y4 A5 6 19 Y5 A6 7 18 Y6					
 High-Impedance State During Power Up and Power Down 	A6 [] 7 18 16 A7 [] 8 17]] Y7 A8 [] 9 16]] Y8					
 3-State Outputs Drive Bus Lines or Buffer-Memory Address Registers 	A9 [] 10 15] Y9 A10 [] 11 14] Y10					
 Flow-Through Architecture Optimizes PCB Layout 	GND [12 13] OE2					

 Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic 300-mil DIPs (NT)

description

This 10-bit buffer and bus/MOS driver provides a high-performance bus interface for wide data paths or buses carrying parity.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all ten outputs are in the high-impedance state. The outputs are also in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered down.

The outputs, which are designed to source or sink up to 12 mA, include $33 \cdot \Omega$ series resistors to reduce overshoot and undershoot.

The SN64BCT2827C is characterized for operation from -40° C to 85° C and 0° C to 70° C.


FUNCTION TABLE									
	INPUTS		OUTPUT						
OE1	OE2	Α	Y						
L	L	L	L						
L	L	Н	Н						
Н	Х	Х	Z						
Х	Н	Х	Z						

FUNCTION TABLE

SN64BCT2827C 10-BIT BUS/MOS MEMORY DRIVER WITH 3-STATE OUTPUTS


SCBS415 - APRIL 1987 - REVISED NOVEMBER 1993

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematic of each output



logic diagram (positive logic)



To Nine Other Channels



SN64BCT2827C **10-BIT BUS/MOS MEMORY DRIVER** WITH 3-STATE OUTPUTS

SCBS415 - APRIL 1987 - REVISED NOVEMBER 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the disabled or power-off state, Vo	
Voltage range applied to any output in the high state, VO	-0.5 V to V _{CC}
Input clamp current, I _{IK} (V _I < 0)	–30 mA
Current into any output in the low state, IO	24 mA
Operating free-air temperature range	. −40°C to 85°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input negative-voltage rating may be exceeded if the input clamp-current rating is observed.

recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
IК	Input clamp current			-18	mA
IOH	High-level output current			-1	mA
IOL	Low-level output current			12	mA
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	2			μs/V
T _A	Operating free-air temperature	-40		85	°C

NOTE 2: Unused or floating inputs must be held high or low.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TES	MIN	TYP‡	MAX	UNIT	
VIK	V _{CC} = 4.5 V,	II = -18 mA			-1.2	V
VOH	$V_{CC} = 4.5 V$ to 5.5 V,	$I_{OH} = -1 \text{ mA}$	V _{CC} -2			V
Ve	V _{CC} = 4.5 V	I _{OL} = 1 mA		0.15	0.5	V
VOL		I _{OL} = 12 mA		0.35	0.8	v
lj	V _{CC} = 5.5 V,	$V_{I} = 7 V$			0.1	mA
ΙIΗ	V _{CC} = 5.5 V,	$V_{I} = 2.7 V$			20	μA
١	V _{CC} = 5.5 V,	$V_{I} = 0.5 V$			-0.2	mA
	$V_{CC} = 0$ to 2.3 V (power up)	$V_{O} = 2.7 \text{ or } 0.5 \text{ V}, \qquad \overline{OE} = 0.8 \text{ V}$			±20	
IOZ	V_{CC} = 1.8 to 0 (power down)	$V_0 = 2.7 \text{ or } 0.5 \text{ V}, \qquad OE = 0.8 \text{ V}$			±20	μA
IOZH	V _{CC} = 5.5 V,	$V_{O} = 2.7 V$			20	μA
IOZL	V _{CC} = 5.5 V,	$V_{O} = 0.5 V$			-20	μA
IOL(sink)	$V_{CC} = 4.5 V,$	$V_{O} = 2 V$	50			mA
۱ ₀ §	V _{CC} = 5.5 V,	$V_{O} = 2.25 V$	-30		-112	mA
ICCL	V _{CC} = 5.5 V,	Outputs open		28	40	mA
ICCZ	V _{CC} = 5.5 V,	Outputs open		3.8	6	mA
Ci	V _{CC} = 5 V,	$V_I = V_{CC}$ or GND		5		pF
Co	V _{CC} = 5 V,	$V_{O} = V_{CC}$ or GND		8		pF

[‡] All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}C$.

\$ The output conditions have been chosen to produce a current that closely approximates one half ot the true short-circuit output current, IOS.



SN64BCT2827C 10-BIT BUS/MOS MEMORY DRIVER WITH 3-STATE OUTPUTS SCBS415 - APRIL 1987 - REVISED NOVEMBER 1993

switching characteristics over recommended range of supply voltage, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C		T _A = −40°C to 85°C		T _A = 0°C to 70°C		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A	A Y	0.9	3.6	5.2	0.9	6.6	0.9	6	ns
^t PHL			2	5.1	7.2	2	8.2	2	7.8	
^t PZH	OE	Y	2.8	5.6	8	2.8	11.5	2.8	10.7	ns
^t PZL			5	8.9	11	5	13.7	5	12.9	
^t PHZ	ŌĒ		3.2	6.7	10.5	3.2	14	3.2	13	
^t PLZ		ſ	2.7	5.3	8.5	2.7	11	2.7	10	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated