
CD74FCT844A BiCMOS 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCBS728 - JULY 2000



The CD74FCT844A is a 9-bit, D-type latch with 3-state outputs, designed specifically for driving

highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The device uses a small-geometry BiCMOS technology. The output stage is a combination of bipolar and CMOS transistors that limits the output high level to two diode drops below V_{CC} . This resultant lowering of output swing (0 V to 3.7 V) reduces power-bus ringing [a source of electromagnetic interference (EMI)] and minimizes V_{CC} bounce and ground bounce and their effects during simultaneous output switching. The output configuration also enhances switching speed and is capable of sinking 48 mA.

The CD74FCT844A outputs are transparent to the inputs when the latch-enable (LE) input is high. When LE goes low, the data is latched. The output-enable (\overline{OE}) input controls the 3-state outputs. When \overline{OE} is high, the outputs are in the high-impedance state. The latch operation is independent of the state of \overline{OE} . This device, having preset (\overline{PRE}) and clear (\overline{CLR}) , is ideal for parity-bus interfacing. When \overline{PRE} is low, the outputs are high if \overline{OE} is low. \overline{PRE} overrides \overline{CLR} . When \overline{CLR} is low, the outputs are low if \overline{OE} is low. When \overline{CLR} is high, data can be entered into the latch.

OE can be used to place the nine outputs in either a normal logic state (high or low logic levels) or the high-impedance state. The outputs also are in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered down. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

The CD74FCT844A is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SCBS728 - JULY 2000

FUNCTION TABLE (each latch)

	INPUTS				
PRE	CLR	OE	LE	D	Q
L	Х	L	Х	Χ	Н
Н	L	L	X	X	L
Н	Н	L	Н	L	Н
Н	Н	L	Н	Н	L
Н	Н	L	L	Χ	Q ₀
Х	Χ	Н	Χ	Χ	Z

logic symbol†




 $[\]ensuremath{^{\dagger}}$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS728 - JULY 2000

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

DC supply voltage range, V _{CC}	0.5 V to 6 V
DC input clamp current, $I_{ K }(V_{ C } < -0.5 \text{ V})$	–20 mA
DC output clamp current, I _{OK} (V _O < -0.5 V)	–50 mA
DC output sink current per output pin, I _{OL}	70 mA
DC output source current per output pin, I _{OH}	–30 mA
Continuous current through V _{CC} , (I _{CC})	237 mA
Continuous current through GND	
Package thermal impedance, θ _{JA} (see Note 1)	67°C/W
Storage temperature range, T _{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 2)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.75	5.25	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
VO	Output voltage	0	VCC	V
IOH	High-level output current		-15	mA
loL	Low-level output current		48	mA
Δt/Δν	Input transition rise or fall rate	0	10	ns/V
TA	Operating free-air temperature	0	70	°C

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

CD74FCT844A BiCMOS 9-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCBS728 - JULY 2000

electrical characteristics over recommended operating temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T _A = 25°C		MIN	MAX	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	MAX	IVIIIV	IVIIN IVIAX	UNII
VIK	I _I = -18 mA	4.75 V		-1.2		-1.2	V
VOH	I _{OH} = -15 mA	4.75 V	2.4		2.4		V
V _{OL}	$I_{OL} = 48 \text{ mA}$	4.75 V		0.55		0.55	V
lį	$V_I = V_{CC}$ or GND	5.25 V		±0.1		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.25 V		±0.5		±10	μΑ
los†	$V_I = V_{CC}$ or GND, $V_O = 0$	5.25 V	-75		-75		mA
lcc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.25 V		8		80	μΑ
∆l _{CC} ‡	One input at 3.4 V, Other inputs at V _{CC} or GND	5.25 V		1.6		1.6	mA
Ci	V _I = V _{CC} or GND			10		10	pF
Co	$V_O = V_{CC}$ or GND			15		15	pF

T Not more than one output should be tested at a time, and the duration of the test should not exceed 100 ms.

timing requirements over recommended operating temperature conditions (unless otherwise noted) (see Figure 1)

			MIN	MAX	UNIT
t _W	Pulse duration	CLR low	8		
		PRE low	8		ns
		LE low	4		
	Setup time	Data before LE↓	2.5		
t _{Su}		PRE inactive	2.5		ns
		CLR inactive	2.5		
t _h	Hold time	Data before LE↓	2.5		ns
t _{rec}	Recovery time	PRE, CLR	14		ns

switching characteristics over recommended operating temperature conditions (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	то	T _A = 25°C	MIN	MAX	UNIT
TANAMETER		(OUTPUT)	TYP			
t _{pd} D	D	Q	7.5	1.5	10	ns
	LE		9	1.5	12	
^t PLH	PRE	_	9	1.5	12	no
^t PHL	CLR	Q	9.8	1.5	13	ns
^t en	ŌĒ	Q	10.5	1.5	14	ns
^t dis	ŌĒ	Q	6	1.5	8	ns



[‡] This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.


CD74FCT844A **BICMOS 9-BIT BUS-INTERFACE D-TYPE LATCH** WITH 3-STATE OUTPUTS SCBS728 – JULY 2000

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C

	PARAMETER			MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic VOL		1		V
VOH(V)	Quiet output, minimum dynamic VOH		0.5		V
VIH(D)	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V

SCBS728 - JULY 2000

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, t_r and $t_f = 2.5$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PHL} and t_{PLH} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated