


# CD74FCT821A

## BiCMOS 10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCBS731 – JULY 2000

- BiCMOS Technology With Low Quiescent Power
- Buffered Inputs
- Noninverted Outputs
- Input/Output Isolation From  $V_{CC}$
- Controlled Output Edge Rates
- 48-mA Output Sink Current
- Output Voltage Swing Limited to 3.7 V
- SCR Latch-Up-Resistant BiCMOS Process and Circuit Design
- Provide Extra Data Width Necessary for Wider Address/Data Paths or Buses With Parity
- Outputs Have Undershoot-Protection Circuitry
- Buffered Control Inputs Reduce dc Loading Effects
- Package Options Include Plastic Small-Outline (M) Package and Standard Plastic (EN) DIP



### description

The CD74FCT821A is a 10-bit flip-flop that features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

This device uses a small-geometry BiCMOS technology. The output stage is a combination of bipolar and CMOS transistors that limits the output high level to two diode drops below  $V_{CC}$ . This resultant lowering of output swing (0 V to 3.7 V) reduces power-bus ringing [a source of electromagnetic interference (EMI)] and minimizes  $V_{CC}$  bounce and ground bounce and their effects during simultaneous output switching. The output configuration also enhances switching speed and is capable of sinking 48 mA.

The flip-flops enter data into their registers on the low-to-high transition of the clock (CLK). The Q outputs are noninverted data. The output-enable ( $\overline{OE}$ ) input controls the 3-state outputs and is independent of register operation. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

The CD74FCT821A is characterized for operation from 0°C to 70°C.

FUNCTION TABLE  
(each flip-flop)

INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	$Q_0$
H	X	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# CD74FCT821A BiCMOS 10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS


SCBS731 – JULY 2000

## logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

DC supply voltage range, $V_{CC}$ .....	-0.5 V to 6 V
DC input clamp current, $I_{IK}$ ( $V_I < -0.5$ V) .....	-20 mA
DC output clamp current, $I_{OK}$ ( $V_O < -0.5$ V) .....	-50 mA
DC output sink current per output pin, $I_{OL}$ .....	70 mA
DC output source current per output pin, $I_{OH}$ .....	-30 mA
Continuous current through $V_{CC}$ , ( $I_{CC}$ ) .....	260 mA
Continuous current through GND .....	500 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1): EN package .....	67°C/W
..... M package .....	46°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**recommended operating conditions (see Note 2)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.75	5.25	V
V <sub>IH</sub>	High-level input voltage	2		V
V <sub>IL</sub>	Low-level input voltage		0.8	V
V <sub>I</sub>	Input voltage	0	V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current		-15	mA
I <sub>OL</sub>	Low-level output current		48	mA
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T <sub>A</sub>	Operating free-air temperature	0	70	°C

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C		MIN	MAX	UNIT
			MIN	MAX			
V <sub>IK</sub>	I <sub>I</sub> = -18 mA	4.75 V		-1.2		-1.2	V
V <sub>OH</sub>	I <sub>OH</sub> = -15 mA	4.75 V	2.4		2.4		V
V <sub>OL</sub>	I <sub>OL</sub> = 48 mA	4.75 V	0.55		0.55		V
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	5.25 V		±0.1		±1	μA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	5.25 V		±0.5		±10	μA
I <sub>OS</sub> <sup>†</sup>	V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>O</sub> = 0	5.25 V		-75		-75	mA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	5.25 V		8		80	μA
ΔI <sub>CC</sub> <sup>‡</sup>	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.25 V		1.6		1.6	mA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND			10		10	pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND			15		15	pF

<sup>†</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed 100 ms.

<sup>‡</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

**timing requirements over recommended operating temperature conditions (unless otherwise noted) (see Figure 1)**

		MIN	MAX	UNIT
f <sub>clock</sub>	Clock frequency		70	MHz
t <sub>w</sub>	Pulse duration	CLK high or low	7	ns
t <sub>su</sub>	Setup time	Data before CLK↑	4	ns
t <sub>h</sub>	Hold time	Data after CLK↑	2	ns

**CD74FCT821A**  
**BiCMOS 10-BIT BUS-INTERFACE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCBS731 – JULY 2000

switching characteristics over recommended operating conditions (unless otherwise noted) (see Figure 1)



PARAMETER	FROM (INPUT)	TO (OUTPUT)	T <sub>A</sub> = 25°C		UNIT
			MIN	MAX	
f <sub>max</sub>			TYP		MHz
t <sub>pd</sub>	CLK	Q	7.5	1.5 10	ns
t <sub>en</sub>	$\overline{OE}$	Q	9	1.5 12	ns
t <sub>dis</sub>	$\overline{OE}$	Q	6	1.5 8	ns

noise characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C


PARAMETER		MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		1		V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		0.5		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V




PARAMETER MEASUREMENT INFORMATION




VOLTAGE WAVEFORM  
INPUT RISE AND FALL TIMES




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r$  and  $t_f = 2.5 \text{ ns}$ .
  - D. The outputs are measured one at a time with one input transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.