SCDS017J - MAY 1995 - REVISED MAY 2000

- **Functionally Equivalent to QS3257**
- 5- $\Omega$  Switch Connection Between Two Ports
- **TTL-Compatible Input Levels**
- **Package Options Include Plastic** Small-Outline (D), Shrink Small-Outline (DB, DBQ), and Thin Shrink Small-Outline (PW) Packages


#### description

The SN74CBT3257 is a 4-bit 1-of-2 high-speed TTL-compatible FET multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

Output-enable (OE) and select-control (S) inputs select the appropriate B1 and B2 outputs for the A-input data.

The SN74CBT3257 is characterized for operation from -40°C to 85°C.

#### D, DB, DBQ, OR PW PACKAGE (TOP VIEW)



#### **FUNCTION TABLE**


| INPUTS |   | FUNCTION         |  |  |  |  |
|--------|---|------------------|--|--|--|--|
| OE     | S | FUNCTION         |  |  |  |  |
| L      | L | A port = B1 port |  |  |  |  |
| L      | Н | A port = B2 port |  |  |  |  |
| Н      | Χ | Disconnect       |  |  |  |  |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



## logic diagram (positive logic)





SCDS017J - MAY 1995 - REVISED MAY 2000

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V <sub>CC</sub>                   |             | $\dots$ -0.5 V to 7 V |
|---|-------------|-----------------------|
| Input voltage range, V <sub>I</sub> (see Note 1)        |             | $\dots$ -0.5 V to 7 V |
| Continuous channel current                              |             | 128 mA                |
| Input clamp current, $I_K (V_{I/O} < 0)$                |             | –50 mA                |
| Package thermal impedance, θ <sub>JA</sub> (see Note 2) | : D package | 73°C/W                |
| ,   | DB package  | 82°C/W                |
|   | DBQ package | 90°C/W                |
|   | PW package  |                       |
| Storage temperature range, T <sub>sta</sub>             |             | –65°C to 150°C        |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 3)

|                 |                                  | MIN | MAX | UNIT |
|-----------------|----------------------------------|-----|-----|------|
| VCC             | Supply voltage                   | 4   | 5.5 | V    |
| VIH             | High-level control input voltage | 2   |     | V    |
| V <sub>IL</sub> | Low-level control input voltage  |     | 0.8 | V    |
| TA              | Operating free-air temperature   | -40 | 85  | °C   |

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PAR                    | AMETER         | TEST CONDITIONS  |                              | MIN                                    | TYP‡ | MAX | UNIT |    |
|------------------------|----------------|--|------------------------------|--|------|-----|------|----|
| VIK                    |                | $V_{CC} = 4.5 \text{ V},$                                    | $I_{I} = -18 \text{ mA}$     |  |      |     | -1.2 | V  |
| lį                     |                | $V_{CC} = 5.5 \text{ V},$                                    | $V_I = 5.5 \text{ V or GND}$ |  |      |     | ±1   | μΑ |
| Icc                    |                | $V_{CC} = 5.5 \text{ V},$                                    | I <sub>O</sub> = 0,          | $V_I = V_{CC}$ or GND                  |      |     | 3    | μΑ |
| ΔlCC§                  | Control inputs | $V_{CC} = 5.5 \text{ V},$                                    | One input at 3.4 V,          | Other inputs at V <sub>CC</sub> or GND |      |     | 2.5  | mA |
| Ci                     | Control inputs | V <sub>I</sub> = 3 V or 0                                    |                              |  |      | 3.5 |      | pF |
| Cio(OFF) A port B port | A port         | $V_0 = 3 \text{ V or } 0,$                                   | <del></del>                  |  |      | 6.5 |      | pF |
|                        | B port         | VO = 3 V 01 0,   | OE = V <sub>CC</sub>         |  |      | 4   |      | Pi |
| r <sub>on</sub> ¶      |                | $V_{CC} = 4 \text{ V},$<br>TYP at $V_{CC} = 4 \text{ V}$     | V <sub>I</sub> = 2.4 V,      | I <sub>I</sub> = 15 mA                 |      | 14  | 20   |    |
|                        |                | $V_{CC} = 4.5 \text{ V}$ $V_{I} = 0$ $V_{I} = 2.4 \text{ V}$ | V 0                          | I <sub>I</sub> = 64 mA                 |      | 5   | 7    | Ω  |
|                        |                |  | v  = 0                       | I <sub>I</sub> = 30 mA                 |      | 5   | 7    |    |
|                        |                |  | V <sub>I</sub> = 2.4 V,      | I <sub>I</sub> = 15 mA                 |      | 10  | 15   |    |

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$  (unless otherwise noted),  $T_A = 25^{\circ}\text{C}$ .



NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51.

<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

<sup>¶</sup> Measured by the voltage drop between the A and the B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.

SCDS017J - MAY 1995 - REVISED MAY 2000

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

| PARAMETER         | FROM<br>(INPUT) | TO<br>(OUTPUT) | V <sub>CC</sub> = 4 V | V <sub>CC</sub> = 5 V<br>± 0.5 V |      | UNIT |
|-------------------|-----------------|----------------|-----------------------|----------------------------------|------|------|
|                   | (INFOT)         |                | MIN MAX               | MIN                              | MAX  |      |
| t <sub>pd</sub> † | A or B          | B or A         | 0.35                  |                                  | 0.25 | ns   |
| t <sub>pd</sub>   | S               | А              | 5.5                   | 1.6                              | 5    | ns   |
| <sup>t</sup> en   | S               | В              | 5.7                   | 1.6                              | 5.2  | ns   |
|                   | ŌĒ              | A or B         | 5.6                   | 1.8                              | 5.1  |      |
| <sup>t</sup> dis  | S               | В              | 5.2                   | 1                                | 5    | nc   |
|                   | ŌĒ              | A or B         | 5.5                   | 2.2                              | 5.5  | ns   |

<sup>†</sup> The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

PARAMETER MEASUREMENT INFORMATION

#### **TEST** S1 500 $\Omega$ **From Output** Open tpd **Under Test** O GND 7 V tPLZ/tPZL $C_L = 50 pF$ tPHZ/tPZH Open $\mathbf{500}~\Omega$ (see Note A) Output 3 V Control (low-level **LOAD CIRCUIT** enabling) tpzL**tPLZ** Output 3.5 V Waveform 1 1.5 V S1 at 7 V 1.5 V V<sub>OL</sub> + 0.3 V Input (see Note B) <sup>t</sup>PZH <sup>t</sup>PHZ <sup>t</sup>PHL

NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{\Omega}$  = 50  $\Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.

Output Waveform 2

S1 at Open

(see Note B)

V<sub>OH</sub> - 0.3 V

**VOLTAGE WAVEFORMS** 

**ENABLE AND DISABLE TIMES** 

0 V

- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.

1.5 V

**VOLTAGE WAVEFORMS** 

**PROPAGATION DELAY TIMES** 

- F. tpzL and tpzH are the same as ten.
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

Figure 1. Load Circuit and Voltage Waveforms



Output

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated