SCDS042F - DECEMBER 1997 - REVISED MAY 2000

 5-Ω Switch Connection Between Two Ports Isolation Under Power-Off Conditions Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and Shrink Small-Outline (DL) Packages 	DGG, DGV, OR DL PACKAGE (TOP VIEW) NC [1 48] 10E 1A1 [2 47] 20E 1A2 [3 46] 1B1 1A3 [4 45] 1B2
NOTE: For tape and reel order entry: The DGGR package is abbreviated to GR, and the DGVR package is abbreviated to VR.	1A4 [5 44] 1B3 1A5 [6 43] 1B4 1A6 [7 42] 1B5
description	GND [] 8 41 [] GND 1A7 [] 9 40 [] 1B6
The SN74CBTLV16210 provides 20 bits of high-speed bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.	1A8 [10 39] 1B7 1A9 [11 38] 1B8 1A10 [12 37] 1B9 2A1 [13 36] 1B10
The device is organized as dual 10-bit bus switches with separate output-enable (\overline{OE}) inputs. It can be used as two 10-bit bus switches or as one 20-bit bus switch. When \overline{OE} is low, the associated 10-bit bus switch is on, and port A is connected to port B. When \overline{OE} is high, the switch is open, and the high-impedance state exists between the two ports.	2A2 [14 35] 2B1 V _{CC} [15 34] 2B2 2A3 [16 33] 2B3 GND [17 32] GND 2A4 [18 31] 2B4 2A5 [19 30] 2B5 2A6 [20 29] 2B6 2A7 [21 28] 2B7 2A8 [22 27] 2B8
To ensure the high-impedance state during power	2A8 [22 27] 2B8 2A9 [23 26] 2B9

up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV16210 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE	

2A10

24

NC - No internal connection

25 2B10

	FUNCTION
L	A port = B port
Н	Disconnect




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SCDS042F - DECEMBER 1997 - REVISED MAY 2000

logic diagram (positive logic)



simplified schematic, each FET switch



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input clamp current, I _{IK} (V _I < 0)		–50 mA
Package thermal impedance, θ_{JA} (see Note 2):	: DGG package	70°C/W
	DGV package	58°C/W
	DL package	63°C/W
Storage temperature range, T _{stg}		5°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SCDS042F - DECEMBER 1997 - REVISED MAY 2000

recommended operating conditions (see Note 3)

				MAX	UNIT
Vcc	V _{CC} Supply voltage			3.6	V
VIH High-level control input vol	High lovel control input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
	High-level control linput voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		v
VIL Low-level control input voltage	V _{CC} = 2.3 V to 2.7 V			0.7	V
	Low-level control input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	v
T _A Operating free-air temperature			-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS		MIN TYP	MAX	UNIT	
VIK		V _{CC} = 3 V,	lj = -18 mA			-1.2	V
Ц		V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			±1	μΑ
l _{off}		$V_{CC} = 0,$	V_{I} or $V_{O}=0$ to 3.6 V	/		10	μΑ
ICC		V _{CC} = 3.6 V,	IO = 0,	$V_I = V_{CC}$ or GND		10	μΑ
$\Delta I C C^{\ddagger}$	Control inputs	V _{CC} = 3.6 V,	One input at 3 V,	Other inputs at V_{CC} or GND		300	μΑ
Ci	Control inputs	V _I = 3 V or 0			4.5	i	pF
C _{io(OFF}	F)	V _O = 3 V or 0,	$\overline{OE} = V_{CC}$		6.5		pF
r _{on} §		V _{CC} = 2.3 V, TYP at V _{CC} = 2.5 V	V ₁ = 0	II = 64 mA	5	8	
				lı = 24 mA	5	8	Ω
			V _I = 1.7 V,	lı = 15 mA	27	40	
		V _{CC} = 3 V		lı = 64 mA	5	7	52
			v] = 0	lı = 24 mA	5	7	
			V _I = 2.4 V,	lı = 15 mA	10	15	

[†] All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.

[‡]This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		(001-01)	MIN	MAX	MIN	MAX	
t _{pd} ¶	A or B	B or A		0.15		0.25	ns
ten	OE	A or B	1	6.8	1	6	ns
^t dis	ŌE	A or B	1	7.3	1	7.4	ns

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SCDS042F - DECEMBER 1997 - REVISED MAY 2000




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SCDS042F - DECEMBER 1997 - REVISED MAY 2000



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{P7I} and t_{P7H} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated