DGG, DGV, OR DL PACKAGE (TOP VIEW)

NC

1A1 2

1A2 3

1A3 4

1A4 🛛 5

SCDS043F - DECEMBER 1997 - REVISED MAY 2000

56 10E

55 20E

54 1B1

53 1B2

52 1B3

5-Ω Switch Connection Between Two Po

- Isolation Under Power-Off Conditions
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and Shrink Small-Outline (DL) Packages

NOTE: For tape and reel order entry: The DGGR package is abbreviated to GR, and the DGVR package is abbreviated to VR.

description

The SN74CBTLV16211 provides 24 bits of high-speed bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as dual 12-bit bus switches with separate output-enable (\overline{OE}) inputs. It can be used as two 12-bit bus switches or as one 24-bit bus switch. When \overline{OE} is low, the associated 12-bit bus switch is on, and port A is connected to port B. When \overline{OE} is high, the switch is open, and the high-impedance state exists between the two ports.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV16211 is characterized for operation from –40°C to 85°C.

1A5 [6	51 🛛 1B4
1A6	7	50 🛛 1B5
GND [8	49 🛛 GND
1A7 [9	48 🛛 1B6
1A8 [10	47 🛛 1B7
1A9 [11	46 🛛 1B8
1A10	12	45 🛛 1B9
1A11 [13	44 🛛 1B10
1A12	14	43 1 B11
2A1 [15	42 1 B12
2A2 [16	41 🛛 2B1
V _{CC} [17	40 2B2
2A3 [18	39 🛛 2B3
GND [19	38 🛛 GND
2A4 [20	37 🛛 2B4
2A5	21	36 🛛 2B5
2A6 [22	35 🛛 2B6
2A7 [23	34 🛛 2B7
2A8 [24	33 2B8
2A9 [25	32 2B9
2A10	26	31 2B10
2A11 [27	30 2B11
2A12	28	29 2B12

NC - No internal connection

FUNCTION TABLE
(each 12-bit bus switch

	FUNCTION
L	A port = B port
н	Disconnect




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SCDS043F - DECEMBER 1997 - REVISED MAY 2000

logic diagram (positive logic)



simplified schematic, each FET switch



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}		1.6 V
Input voltage range, V _I (see Note 1)		1.6 V
Continuous channel current		3 mA
Input clamp current, I _{IK} (V _I < 0)) mA
Package thermal impedance, θ_{JA} (see Note 2):	DGG package 64°	C/W
	DGV package 48°	C/W
	DL package 56°	C/W
Storage temperature range, T _{stg}		50°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SCDS043F - DECEMBER 1997 - REVISED MAY 2000

recommended operating conditions (see Note 3)

				MAX	UNIT
Vcc	Supply voltage	tage			V
VIH High-level cont	High lovel control input veltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
	High-level control input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2		v
VIL	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
	Low-level control input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	v
ТА	Operating free-air temperature		-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER		TEST CONDITIO	DNS	MIN T	YP†	MAX	UNIT
VIK		V _{CC} = 3 V,	I _I = -18 mA				-1.2	V
lj		V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$				±1	μΑ
l _{off}		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 3.6 \text{ V}$				10	μΑ
ICC		V _{CC} = 3.6 V,	I _O = 0,	$V_I = V_{CC} \text{ or } GND$			10	μΑ
$\Delta I C C^{\ddagger}$	Control inputs	V _{CC} = 3.6 V,	One input at 3 V,	Other inputs at V_{CC} or GND			300	μΑ
Ci	Control inputs	VI = 3.3 V or 0				4.5		pF
C _{io(OFI}	F)	V _O = 3.3 V or 0,	$\overline{OE} = V_{CC}$			6.5		pF
			$V_{I} = 0$	II = 64 mA		5	8	
r _{on} §		$V_{CC} = 2.3 V$, TYP at $V_{CC} = 2.5 V$	VI=0	lj = 24 mA		5	8	
			V _I = 1.7 V,	l _l = 15 mA		27	40	Ω
		V _{CC} = 3 V	V ₁ = 0	II = 64 mA		5	7	
				II = 24 mA		5	7	
			V _I = 2.4 V,	lj = 15 mA		10	15	

[†] All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.

[‡]This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		(001F01)	MIN	MAX	MIN	MAX	
t _{pd} ¶	A or B	B or A		0.15		0.25	ns
^t en	OE	A or B	1	7	1	6.2	ns
^t dis	OE	A or B	1	7.2	1	7.7	ns

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).



SCDS043F - DECEMBER 1997 - REVISED MAY 2000




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SCDS043F - DECEMBER 1997 - REVISED MAY 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. t_{P7I} and t_{P7H} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated