25-Ω Switch Connection Between Two Ports

- TTL-Compatible Input Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and Shrink Small-Outline (DL) Packages

description

The SN74CBTR16861 provides 20 bits of high-speed TTL-compatible bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as one dual 10-bit switch with separate output-enable (\overline{OE}) input. When \overline{OE} is low, the switch is on, and port A is connected to port B. When \overline{OE} is high, the switch is open, and a high-impedance state exists between the two ports.

The device has equivalent $25-\Omega$ series resistors to reduce signal-reflection noise. This eliminates the need for external terminating resistors.

The SN74CBTR16861 is characterized for operation from –40°C to 85°C.

48 🛮 V<u>CC</u> NC 47 10E 1A1 2 1A2 🛚 46 1 1B1 1A3 🛚 45 1B2 1А4 Г 5 44 🛮 1B3 43 1B4 1A5 | 42 1 1B5 1A6 🛮 1A7 [41 1 1B6 8 1A8 📙 40 1B7 1A9 🛚 39 1B8 10 38 🛮 1B9 1A10 L 11 GND [] 12 37 1B10 36 V_{CC} NC [13 2A1 [14 35 2OE 15 34 2B1 2A2 🛮 2A3 16 33 D 2B2 2A4 [17 32 1 2B3 18 31 2B4 2A5 🛮 2A6 30**∏** 2B5 19 2A7 20 29**∏** 2B6 28 2B7 2A8 📙 21 2A9 [] 22 27 2B8 2A10 23 26 2B9

DGG, DGV, OR DL PACKAGE (TOP VIEW)

NC - No internal connection

25**∏** 2B10

24

GND []

FUNCTION TABLE (each 10-bit bus switch)


INPUT OE	FUNCTION		
L	A port = B port		
Н	Disconnect		



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Continuous channel current	128 mA
Input clamp current, I _{IK} (V _{I/O} < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG	package 70°C/W
DGV	package 58°C/W
DL pa	ckage 63°C/W
Storage temperature range, T _{sta}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	V
VIH	High-level control input voltage	2		V
V _{IL}	Low-level control input voltage		0.8	V
TA	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



^{2.} The package thermal impedance is calculated in accordance with JESD 51.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER TEST CONDITIONS		ONS	MIN	TYP [†]	MAX	UNIT		
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$				-1.2	V
II		$V_{CC} = 0$,	V _I = 5.5 V				10	μΑ
		V _{CC} = 5.5 V,	$V_I = 5.5 \text{ V or GND}$				±1	
Icc		V _{CC} = 5.5 V,	I _O = 0,	$V_I = V_{CC}$ or GND			3	μΑ
Δl _{CC} ‡	Control inputs	V _{CC} = 5.5 V,	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA
Ci	Control inputs	V _I = 3 V or 0						pF
C _{io(OFF}	=)	$V_{O} = 3 \text{ V or } 0,$	OE = V _{CC}					pF
r _{on} §		V _{CC} = 4.5 V	V _I = 0	I _I = 64 mA				Ω
				I _I = 30 mA				
			V _I = 2.4 V,	I _I = 15 mA				

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V (unless otherwise noted), T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT
t _{pd} ¶	A or B	B or A		ns
t _{en}	ŌĒ	A or B		ns
^t dis	ŌĒ	A or B		ns

The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

[‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

[§] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated