- Member of the Texas Instruments *Widebus™* Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications
- I_{off} Supports Partial-Power-Down Mode Operation
- Packaged in Thin Very Small-Outline Package

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to the TI application reports, *AVC Logic Family Technology and Applications*, literature number SCEA006, and *Dynamic Output Control (DOCTM) Circuitry Technology and Applications*, literature number SCEA009.



Figure 1. Output Voltage vs Output Current

This 9-bit 1-to-4 address register/driver is operational at 1.2-V to 3.6-V V_{CC}, but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

The device is ideal for use in applications in which a single address bus is driving four separate memory locations. The SN74AVC16831 can be used as a buffer or a register, depending on the logic level of the select (SEL) input.

When SEL is logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output-enable (OE) controls. Each OE controls two groups of nine outputs.

When \overline{SEL} is logic low, the device is in the register mode. The register is an edge-triggered D-type flip-flop. On the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers. \overline{OE} controls operate the same as in buffer mode.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVC16831 9-BIT 1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS SCES179F – DECEMBER 1998 – REVISED FEBRUARY 2000

description (continued)

When \overline{OE} is logic low, the outputs are in a normal logic state (high or low logic level). When \overline{OE} is logic high, the outputs are in the high-impedance state.

SEL and OE do not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16831 is characterized for operation from -40°C to 85°C.



terminal assignments

[DBB PACKAGE (TOP VIEW)							
	ſ	τ	7		L			
4Y1	q	1		80		1Y2		
3Y1	q	2		79	þ	2Y2		
GND	q	3		78]	GND		
2Y1	q	4		77	þ	3Y2		
1Y1	þ	5		76	þ	4Y2		
V _{CC}	þ	6		75	þ	V _{CC}		
NC	þ	7		74	þ.	1Y3		
A1	þ	8		73	þ	2Y3		
GND	þ	9		72	þ	GND		
NC	d	10		71	b	3Y3		
A2	d	11		70	b	4Y3		
GND	d	12		69	b	GND		
NC	d	13		68	b	1Y4		
A3	d	14		67	b	2Y4		
V _{CC}	d	15		66	6	V _{CC}		
NC	d	16		65	b	3Y4		
A4	d	17		64	b	4Y4		
GND	d	18		63	6	GND		
CLK	d	19		62	6	1Y5		
OE1	d	20		61	6	2Y5		
OE2	d	21		60	6	3Y5		
SEL	d	22		59	b	4Y5		
GND	d	23		58	6	GND		
A5	d	24		57	6	1Y6		
A6	Л	25		56	ĥ	2Y6		
V _{CC}	Б	26		55	Б	V _{CC}		
A7	Ы	27		54	ĥ	3Y6		
NC	Ы	28		53	ĥ	4Y6		
GND	П	29		52	ĥ	GND		
A8	Б	30		51	Б	1Y7		
NC	Ы	31		50	ĥ	2Y7		
GND	Ы	32		49	ĥ	GND		
A9	đ	33		48	Б	3Y7		
NC	٥	34		47	Б	4Y7		
V _{CC}		35		46	Б	V_{CC}		
4Y9	d	36		45	Б	1Y8		
3Y9	δ	37		44	6	2Y8		
GND	Б	38		43	Б	GND		
2Y9	٥	39		42	Б	3Y8		
1Y9	đ	40		41	þ	4Y8		
	- 6							

NC - No internal connection



SCES179F - DECEMBER 1998 - REVISED FEBRUARY 2000

	FUNCTION TABLE										
	INP	OUTPUT									
OE	SEL	CLK	Α	Y							
Н	Х	Х	Х	Z							
L	Н	Х	L	L							
L	Н	Х	Н	н							
L	L	\uparrow	L	L							
L	L	\uparrow	Н	н							

logic diagram (positive logic)



To Eight Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance or power-off state, V _O (see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, V_{O}	
(see Notes 1 and 2)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} (V _O < 0)	
Continuous output current, Io	
Continuous current through each V _{CC} or GND	
Package thermal impedance, θ_{JA} (see Note 3)	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.

3. The package thermal impedance is calculated in accordance with JESD 51.



SCES179F - DECEMBER 1998 - REVISED FEBRUARY 2000

recommended operating conditions (see Note 4)

			MIN	MAX	UNI	
	Quanhaustran	Operating	1.4	3.6	V	
V _{CC} Supply voltage	Data retention only	1.2		V		
		V _{CC} = 1.2 V	Vcc			
		V _{CC} = 1.4 V to 1.6 V	$0.65 \times V_{CC}$			
VIH High-level input voltage	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		V	
	V_{CC} = 2.3 V to 2.7 V	1.7				
	IL Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	2			
		V _{CC} = 1.2 V		GND		
		V _{CC} = 1.4 V to 1.6 V		$0.35 \times V_{CC}$	_	
VIL	Low-level input voltage	V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7		
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.8		
VI	Input voltage		0	3.6	V	
	Output veltogo	Active state	0	VCC	v	
۷V		3-state	0	3.6	v	
		V _{CC} = 1.4 V to 1.6 V		-2		
	Chatic bigh lough output oursest	V _{CC} = 1.65 V to 1.95 V		-4	Π.	
OHS	Static high-level output current	V_{CC} = 2.3 V to 2.7 V	в V to 2.7 V —8		mA	
		$V_{CC} = 3 V \text{ to } 3.6 V$		-12		
		V _{CC} = 1.4 V to 1.6 V		2		
		V _{CC} = 1.65 V to 1.95 V				
IOLS	Static low-level output current [†]	V_{CC} = 2.3 V to 2.7 V		8	m/	
		$V_{CC} = 3 V \text{ to } 3.6 V$			1	
$\Delta t/\Delta v$	Input transition rise or fall rate	V _{CC} = 1.4 V to 3.6 V		5	ns/	
Тд	Operating free-air temperature	-	-40	85	°C	

[†] Dynamic drive capability is equivalent to standard outputs with IOH and IOL of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and VOH vs IOH characteristics. Refer to the TI application reports, AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOC™) Circuitry Technology and Applications, literature number SCEA009.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES179F - DECEMBER 1998 - REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST	CONDITIONS	Vcc	MIN TYP [†]	MAX	UNIT	
		I _{OHS} = -100 μA		1.4 V to 3.6 V	V _{CC} -0.2			
		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05			
VOH		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2		V	
		$I_{OHS} = -8 \text{ mA},$	V _{IH} = 1.7 V	2.3 V	1.75			
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3			
		I _{OLS} = 100 μA		1.4 V to 3.6 V		0.2		
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V		0.4		
VOL		$I_{OLS} = 4 \text{ mA},$	$V_{IL} = 0.57 V$	1.65 V		0.45	V	
		I _{OLS} = 8 mA,	$V_{IL} = 0.7 V$	2.3 V		0.55		
		I _{OLS} = 12 mA,	$V_{IL} = 0.8 V$	3 V		0.7		
Ιį	Control inputs	$V_I = V_{CC}$ or GND		3.6 V		±2.5	μΑ	
loff		$V_{I} \text{ or } V_{O} = 3.6 \text{ V}$		0		±10	μΑ	
IOZ		$V_{O} = V_{CC} \text{ or } GND$		3.6 V		±10	μΑ	
ICC		$V_I = V_{CC} \text{ or } GND,$	IO = 0	3.6 V		40	μΑ	
	Control innuto			2.5 V				
C .	Control inputs			3.3 V				
Ci	Data inputa	$V_{I} = V_{CC} \text{ or GND}$		2.5 V			pF	
	Data inputs			3.3 V				
<u> </u>	Outouto			2.5 V			~ [
Co	Outputs	$V_{O} = V_{CC} \text{ or } GND$		3.3 V			pF	

[†] Typical values are measured at $T_A = 25^{\circ}C$.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

		V _{CC} = 1.2 V		$V_{CC} = 1.2 V$ $V_{CC} = 1.5 V$ $\pm 0.1 V$ $V_{CC} = 1.5 V$		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency											MHz
tw	Pulse duration, CLK high or low											ns
t _{su}	Setup time, A data before $CLK\uparrow$											ns
th	Hold time, A data after $CLK\uparrow$											ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.2 V	۲ <mark>۰۵</mark> × V _{CC} =	1.5 V 1 V	V _{CC} = ± 0.1		V _{CC} = ± 0.2		V _{CC} = ± 0.3	3.3 V 3 V	UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}												MHz
	А											
^t pd	CLK	Y										ns
	SEL											
t _{en}	OE	Y										ns
^t dis	OE	Y										ns



SN74AVC16831 9-BIT 1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS SCES179F – DECEMBER 1998 – REVISED FEBRUARY 2000

switching characteristics, T_{A} = 0°C to 85°C, C_{L} = 0 pF[†]

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.15 V MIN MAX	UNIT
	A	Y		
tpd	CLK	ř		ns

[†] Texas Instruments SPICE simulation data

operating characteristics, $T_A = 25^{\circ}C$

Γ	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
					TYP	TYP	TYP	_
Γ	<u> </u>	Power dissipation	Outputs enabled	C ₁ = 0. f = 10 MHz				рF
Ľ		capacitance	Outputs disabled	$C_{L} = 0$, $f = 10 \text{ MHz}$				ΡF



SCES179F - DECEMBER 1998 - REVISED FEBRUARY 2000



- NOTES: A. Cl includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. t_{P7I} and t_{P7H} are the same as t_{en} .
 - G. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms





- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms





SCES179F - DECEMBER 1998 - REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_f ≤ 2 ns, t_f ≤ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



SN74AVC16831 9-BIT 1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS SCES179F – DECEMBER 1998 – REVISED FEBRUARY 2000



- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 5. Load Circuit and Voltage Waveforms





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated