
SCES277B - JUNE 1999 - REVISED MARCH 2000



The SN74LVCZ16244A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using  $I_{off}$  and power-up 3-state. The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN74LVCZ16244A is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments.



# FUNCTION TABLE (each 4-bit buffer)

INPU	JTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z


## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



#### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 6.5 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	0.5 V to $V_{CC}$ + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	70°C/W
DL package	63°C/W
Storage temperature range, T <sub>sto</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V<sub>CC</sub> is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



## SN74LVCZ16244A **16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS**

SCES277B - JUNE 1999 - REVISED MARCH 2000

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		3	3.6	V	
VIH	High-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V	2		V	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 3 V to 3.6 V		0.8	V	
VI	Input voltage		0	5.5	V	
V-	Output voltage	High or low state	0	VCC	V	
Vo	Output voltage	3-state	0	5.5		
lOH	High-level output current	V <sub>CC</sub> = 3 V		-24	mA	
l <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 3 V		24	mA	
Δt/Δν	Input transition rise or fall rate			10	ns/V	
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		150		μs/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST C	ONDITIONS	VCC	MIN	TYP	MAX	UNIT	
	I <sub>OH</sub> = -100 μA		3 V to 3.6 V	V <sub>CC</sub> -0.2	-			
Voн	I <sub>OH</sub> = -12 mA		3 V	2.4	-		V	
	I <sub>OH</sub> = -24 mA		3 V	2.2				
	I <sub>OL</sub> = 100 μA		3 V to 3.6 V			0.2		
V <sub>OL</sub>	I <sub>OL</sub> = 12 mA		3 V			0.4	V	
	I <sub>OL</sub> = 24 mA		3 V			0.55		
lį	V <sub>I</sub> = 0 to 5.5 V		3.6 V			±5	μΑ	
l <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = 5.5 V		0			±5	μΑ	
loz	V <sub>O</sub> = 0 to 5.5 V		3.6 V			±5	μΑ	
lozpu	$V_O = 0.5 \text{ to } 2.5 \text{ V},$	OE = don't care	0 to 1.5 V			±5	μΑ	
IOZPD	$V_O = 0.5 \text{ to } 2.5 \text{ V},$	OE = don't care	1.5 V to 0			±5	μΑ	
1	$V_I = V_{CC}$ or GND	I <sub>O</sub> = 0	2.6.1/		100			
lcc lcc	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\ddagger}$			3.6 V			100	μΑ
ΔlCC	One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			100	μΑ	
Ci	$V_I = V_{CC}$ or GND		3.3 V		4.5	·	pF	
Co	$V_O = V_{CC}$ or GND		3.3 V		6		pF	

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . ‡ This applies in the disabled state only.

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	
<sup>t</sup> pd	A or B	B or A	1.1	4.1	ns
<sup>t</sup> en	ŌĒ	A or B	1	4.6	ns
<sup>t</sup> dis	ŌĒ	A or B	1.8	5.8	ns



# operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	TYP	UNIT
Cpd	Dower dissination conscitance per huffer/driver	Outputs enabled	f = 10 MHz	32	pF
opg Fower dissipation capacitance per buil	Power dissipation capacitance per buffer/driver	Outputs disabled	T = TO WINZ	5.5	

# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2$  ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpl 7 and tpH7 are the same as tdis.
  - F. tpZL and tpZH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated