SCHS301 - JUNE 2000

•	Synchronous Counting and Loading Two Count-Enable Inputs for n-Bit	CD54HC160, CD54HC162 (TOP VIEW	
	Cascading		
•	Asynchronous Reset (CD54HC160)	_	
•	Synchronous Reset (CD54HC162)	A 🛛 3 14	h
•	Look-Ahead Carry for High-Speed Counting	В[]4 13	3 Q B
•	Operating Range 2-V to 6-V V <sub>CC</sub>		2[] Q <sub>C</sub>
•	<i>EPIC</i> <sup>™</sup> (Enhanced-Performance Implanted CMOS) Process		6 <del></del>
٠	Packaged in Ceramic (F) DIPs	GND 8	

#### description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The CD54HC160 and CD54HC162 are BCD decade counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with synchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is, they can be preset to any number between 0 and 9. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

The clear function for the CD54HC160 is asynchronous. A low level at the clear (CLR) input sets all four of the flip-flop outputs low, regardless of the levels of the CLK, load (LOAD), or enable inputs.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are ENP, ENT, and a ripple-carry output (RCO). Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a high-level pulse while the count is maximum (9 with  $Q_A$  high). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

The CD54HC160 and CD54HC162 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix), and are characterized for operation over the full military temperature range of –55°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCHS301 - JUNE 2000


#### logic symbol<sup>†</sup>



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCHS301 - JUNE 2000




CD54HC160 logic diagram (positive logic)<sup>†</sup>

<sup>†</sup>CD54HC162 decade counter is similar; however, the clear is synchronous.



SCHS301 - JUNE 2000

### logic diagram, each D/T flip-flop (positive logic)



 $^{\dagger}$  Connect to V\_DD for CD54HC162.




SCHS301 - JUNE 2000

#### typical clear, preset, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Clear outputs to zero (CD54HC160 is asynchronous; CD54HC162 is synchronous)
- 2. Preset BCD to seven
- 3. Count to eight, nine, zero, one, two, and three
- 4. Inhibit



#### CD54HC160, CD54HC162



#### SCHS301 - JUNE 2000

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Input voltage range, V <sub>I</sub> (see Note 1) Output voltage range, V <sub>O</sub> (see Note 1) Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < $-0.5$ V or V <sub>I</sub> > V <sub>CC</sub> Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < $-0.5$ V or V <sub>O</sub> > Continuous output current, I <sub>O</sub> (V <sub>O</sub> = $-0.5$ V to V <sub>O</sub> Continuous current through V <sub>CC</sub> or GND Power dissipation, P <sub>D</sub> (see Note 2) Storage temperature range, T <sub>stg</sub> Lead temperature 1,6 mm (1/16 inch) from case	$\begin{array}{c} -0.5 \ V \ to \ 7 \ V \\ -0.5 \ V \ to \ 7 \ V \\ -0.5 \ V \ to \ 7 \ V \\ + \ 0.5 \ V \\ + \ 0.5 \ V \\ \end{array} \\ \begin{array}{c} -0.5 \ V \ to \ V_{CC} + \ 0.5 \ V \\ \pm 20 \ mA \\ \end{array} \\ \begin{array}{c} \pm 20 \ mA \\ \pm 20 \ mA \\ \pm 25 \ mA \\ \pm 50 \ mA \\ \end{array} \\ \begin{array}{c} \pm 50 \ mA \\ -65^{\circ}C \ to \ 150^{\circ}C \\ \end{array} \\ \begin{array}{c} for \ 10 \ seconds \ 265^{\circ}C \end{array}$
Lead temperature, unit inserted into a PC board	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. Above 100°C, derate linearly at a factor of 8 mW/°C.

### recommended operating conditions (see Note 3)

				MAX	UNIT
VCC	Supply voltage		2	6	V
		$V_{CC} = 2 V$	1.5		
VIH High-level input voltage	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15		V
		VCC = 6 V	4.2		
		$V_{CC} = 2 V$		0.5	
VIL		V <sub>CC</sub> = 4.5 V		1.35	V
		V <sub>CC</sub> = 6 V		1.8	
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		$V_{CC} = 2 V$	0	1000	
t <sub>r</sub> , t <sub>f</sub>	Input transition rise or fall times	Input transition rise or fall times $V_{CC} = 4.5 V$	0	500	ns
		V <sub>CC</sub> = 6 V	0	400	
ТА	Operating free-air temperature		-55	125	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCHS301 - JUNE 2000

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T <sub>A</sub> = 25°C			CD54H CD54H		UNIT
			MIN	TYP	MAX	MIN	MAX	
		2 V	1.9			1.9		
	I <sub>OH</sub> = -20 μA	4.5 V	4.4			4.4		
V <sub>OH</sub>		6 V	5.9			5.9		V
	$I_{OH} = -4 \text{ mA}$	4.5 V	3.98			3.7		
	I <sub>OH</sub> = -5.2 mA	6 V	5.48			5.2		
		2 V			0.1		0.1	
	I <sub>OL</sub> = 20 μA	4.5 V			0.1		0.1	
V <sub>OL</sub>					0.1		0.1	V
	I <sub>OL</sub> = 4 mA	4.5 V			0.26		0.4	
	I <sub>OL</sub> = 5.2 mA	6 V			0.26		0.4	
l	$V_{I} = V_{CC}$ or GND	6 V			±0.1		±1	μΑ
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	6 V			8		160	μA
C <sub>IN</sub>					10		10	pF

## timing requirements over recommended operating free-air temperature range, $V_{CC} = 2 V$ (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 25°C		CD54HC160 CD54HC162		UNIT
			MIN	MAX	MIN	MAX	
fmax	Maximum frequency	CLK	6		4		MHz
	tw Pulse duration	CLK low	80		120		
t <sub>w</sub> Pulse duration	Pulse duration	CLR low ('160 only)	100		150		ns
	Setup time before CLK↑	Data (A, B, C, and D)	60		90		
		ENP, ENT	50		75		
t <sub>su</sub>		LOAD low	60		90		ns
		CLR ('162 only)	65		100		
		CLR high ('160 only)	75		110		
		Data (A, B, C, and D)	3		3		
t <sub>h</sub>	Hold time after CLK↑	ENP, ENT	0		0		ns
		LOAD low	3		3		



SCHS301 - JUNE 2000

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 4.5 V (unless otherwise noted) (see Figure 1)

			T <sub>A</sub> = 2	= 25°C CD54HC160 CD54HC162			UNIT
			MIN			MAX	
fmax	Maximum frequency	CLK	30		20		MHz
	tw Pulse duration	CLK low	16		24		
t <sub>w</sub> Pulse duration	Pulse duration	CLR low ('160 only)	20		30		ns
	Setup time before CLK↑	Data (A, B, C, and D)	12		18		
		ENP, ENT	10		15		
t <sub>su</sub>		LOAD low	12		18		ns
		CLR ('162 only)	13		20		
		CLR high ('160 only)	15		22		
		Data (A, B, C, and D)	3		3		
<sup>t</sup> h		ENP, ENT	0		0		ns
		LOAD low	3		3		

## timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 6 V (unless otherwise noted) (see Figure 1)

					CD54H CD54H	UNIT		
			MIN	MAX	MIN	MAX		
fmax	Maximum frequency	CLK	35		24		MHz	
	tw Pulse duration	CLK low	14		20		ns	
t <sub>w</sub> Pulse duration		CLR low ('160 only)	17		26		115	
	Setup time before CLK <sup>↑</sup>	Data (A, B, C, and D)	10		15			
		ENP, ENT	9		13			
t <sub>su</sub>		LOAD low	10		15		ns	
		CLR ('162 only)	11		17			
		CLR high ('160 only)	13		19			
		Data (A, B, C, and D)	3		3		ns	
t <sub>h</sub>		ENP, ENT	0		0			
		LOAD low	3		3			



SCHS301 - JUNE 2000

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		T <sub>A</sub> = 2	5°C	CD54H CD54H		UNIT
			CALACITANCE	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	OLK.	DOO	C <sub>L</sub> = 50 pF		185		280	ns
<sup>t</sup> PHL	CLK	RCO	CL = 30 pr		185		280	115
<sup>t</sup> PLH		Q	CL = 50 pF		185		280	ns
<sup>t</sup> PHL	CLK			185	280		115	
<sup>t</sup> PLH		500	CL = 50 pF		120		180	ns
<sup>t</sup> PHL	ENT	RCO	12 NCO		120	180		115
<b>*</b>		Q ('160 only)	$C_{1} = 50 \text{ pc}$		210		315	20
<sup>t</sup> PHL	CLR	RCO ('160 only)	C <sub>L</sub> = 50 pF		210	0 31		ns
<sup>t</sup> TLH			$C_{\rm L} = 50  \rm pE$		75		110	00
<sup>t</sup> THL			$C_L = 50 \text{ pF}$		75		110	ns

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 4.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		T <sub>A</sub> = 2	5°C	CD54H CD54H		UNIT
		(001101)	CALACITANCE	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	CLK	RCO.	C <sub>1</sub> = 50 pF		37		56	ns
<sup>t</sup> PHL	CLK	RCO	CL = 30 pr		37		56	115
<sup>t</sup> PLH	<u>OLK</u>		CL = 50 pF		37		56	ns
<sup>t</sup> PHL	CLK	CLK Q	CL = 30 pr		37		56	115
<sup>t</sup> PLH		500	CL = 50 pF		24		36	ns
<sup>t</sup> PHL	ENT	RCO	0 <u> </u>		24		36	115
<b>tn</b> ,		Q ('160 only)	$C_{\rm L} = 50  \rm pc$		42		63	20
<sup>t</sup> PHL	CLR	RCO ('160 only)	C <sub>L</sub> = 50 pF		42		63	ns
ttlh			$C_{\rm b} = 50  \rm pF$		15		22	ns
tthl			C <sub>L</sub> = 50 pF		15		22	115



SCHS301 - JUNE 2000


# switching characteristics over recommended operating free-air temperature range, $V_{CC} = 6 V$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T <sub>A</sub> = 2	T <sub>A</sub> = 25°C		C160 C162	UNIT
				MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	<u>OLK</u>	DOO	C <sub>L</sub> = 50 pF		31		48	ns
<sup>t</sup> PHL	CLK	RCO	CL = 30 pr		31		48	115
<sup>t</sup> PLH	CLK	Q C <sub>L</sub> = 50 pF			31		48	ns
<sup>t</sup> PHL	CLK				31		48	115
<sup>t</sup> PLH		500	C <sub>L</sub> = 50 pF		20		31	ns
<sup>t</sup> PHL	ENT	RCO			20		31	115
<b>*</b>	CLR	Q ('160 only)	$C_{\rm L} = 50  \rm pF$		36		54	ns
<sup>t</sup> PHL	CLR	RCO ('160 only)	C <sub>L</sub> = 50 pF		36		54	115
ttlh			C <sub>1</sub> = 50 pF		13		19	ns
<sup>t</sup> THL			CL = 50 pr		13		19	115




SCHS301 - JUNE 2000

### PARAMETER MEASUREMENT INFORMATION



B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated