SCLS396B - APRIL 1998 - REVISED MAY 2000

- EPIC ™ (Enhanced-Performance Implanted CMOS) Process
- 2-V to 5.5-V V_{CC} Operation
- Support Mixed-Mode Voltage Operation on All Ports
- Designed Specifically for High-Speed Memory Decoders and Data-Transmission Systems
- Incorporate Two Enable Inputs to Simplify Cascading and/or Data Reception
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

description

The 'LV139A devices are dual 2-line to 4-line decoders/demultiplexers designed for 2-V to 5.5-V V_{CC} operation.

SN54LV139A...J OR W PACKAGE SN74LV139A...D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW) $1\overline{G}$ $1 \overline{G}$ $1 \overline{G}$ 1

1G	1	-	16	<u>∨c</u> c
1A	2		15	2 <u>G</u>
1B	3		14] 2A
1Y0	4		13] 2B
1Y1	5		12	2Y0
1Y2	6		11	2Y1
1Y3	7		10	2Y2
GND	8		9	2Y3

SN54LV139A . . . FK PACKAGE (TOP VIEW)

	14 1 <u>6</u> 2 <u>6</u> 2 <u>6</u>	
1B	3 2 1 20 19 4 18	2A
1Y0	5 17	2B
NC	6 16	NC
1Y1	7 15	2Y0
1Y2	8 14	2Y1
	173 GND NC 273 273 273	

NC - No internal connection

These devices are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay time of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

The 'LV139A devices comprise two individual 2-line to 4-line decoders in a single package. The active-low enable (\overline{G}) input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit.

The SN54LV139A is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LV139A is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2000, Texas Instruments Incorporated

SCLS396B - APRIL 1998 - REVISED MAY 2000

_		FUNC	TION T	ABLE					
	INPUTS		OUTPUTS						
G	SEL	ECT	0012013						
G	В	Α	Y0 Y1 Y2 Y3						
н	Х	Х	Н	Н	Н	Н			
L	L	L	L	Н	Н	н			
L	L	Н	н	L	Н	н			
L	Н	L	н	Н	L	Н			
L	н	Н	н	Н	Н	L			

logic symbols (alternatives)[†]




[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.



SCLS396B - APRIL 1998 - REVISED MAY 2000

logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		
Voltage range applied to any output in the high		
or power-off state, V _O (see Note 1)		–0.5 V to 7 V
Output voltage range, V_O (see Notes 1 and 2)		
Input clamp current, IIK (VI < 0)		
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CO}		
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	-	±25 mA
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ_{JA} (see Note 3):	: D package	73°C/W
	DB package	82°C/W
	DGV package	120°C/W
	NS package	64°C/W
	PW package	108°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 5.5 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



SCLS396B - APRIL 1998 - REVISED MAY 2000

recommended operating conditions (see Note 4)

			SN54L	.V139A	SN74L	V139A	LINUT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
V	Lligh lovel input veltage	V_{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		$V_{CC} \times 0.7$		v
VIH	High-level input voltage	V _{CC} = 3 V to 3.6 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		v
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		$V_{CC} = 2 V$		0.5		0.5	
v	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		$V_{CC} imes 0.3$		$V_{CC} \times 0.3$	v
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	v
		V_{CC} = 4.5 V to 5.5 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	VCC	0	VCC	V
		$V_{CC} = 2 V$	20	-50		-50	μΑ
1	High-level output current	V_{CC} = 2.3 V to 2.7 V	20	-2		-2	
ЮН	High-level output current	V_{CC} = 3 V to 3.6 V	40	-6		-6	mA
		V_{CC} = 4.5 V to 5.5 V		-12		-12	
		$V_{CC} = 2 V$		50		50	μA
1	Low lovel output ourrent	V_{CC} = 2.3 V to 2.7 V		2		2	
IOL	Low-level output current	V _{CC} = 3 V to 3.6 V		6		6	mA
		V_{CC} = 4.5 V to 5.5 V		12		12	
		V_{CC} = 2.3 V to 2.7 V	0	200	0	200	
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC} = 3 V \text{ to } 3.6 V$	0	100	0	100	ns/\
		V_{CC} = 4.5 V to 5.5 V	0	20	0	20	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					-	-	-

PARAMETER	TEST CONDITIONS		SN54	4LV139A		SN74	LV139A	1	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.1			
∨он	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			V
VOH	$I_{OH} = -6 \text{ mA}$	3 V	2.48			2.48			v
	$I_{OH} = -12 \text{ mA}$	4.5 V	3.8	ĬEI,		3.8			
	I _{OL} = 50 μA	2 V to 5.5 V		EL	0.1			0.1	
	$I_{OL} = 2 \text{ mA}$	2.3 V		2	0.4			0.4	V
VOL	$I_{OL} = 6 \text{ mA}$	3 V		5	0.44			0.44	v
	I _{OL} = 12 mA	4.5 V	20		0.55			0.55	
lj	$V_{I} = V_{CC}$ or GND	0 V to 5.5 V	4		±1			±1	μΑ
Icc	$V_{I} = V_{CC} \text{ or } GND, I_{O} = 0$	5.5 V			20			20	μΑ
loff	V_{I} or $V_{O} = 0$ to 5.5 V	0 V			5			5	μA
Ci	$V_I = V_{CC}$ or GND	3.3 V		1.9			1.9		pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCLS396B - APRIL 1998 - REVISED MAY 2000

switching	characteristics	over	recommended	operating	free-air	temperature	range,
V _{CC} = 2.5 V	$\prime \pm$ 0.2 V (unless c	otherwis	se noted) (see Fig	gure 1)		-	•

PARAMETER	FROM	то	LOAD	Т	λ = 25°C	;	SN54LV	′139A	SN74L	/139A	UNIT
PARAMETER	(INPUT) (OUTPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
+ .	A or B	Y	C 15 pE		7.7*	17.6*	1*	21*	1	21	
^t pd	G	Y	C _L = 15 pF		7.4*	15.8*	1*0	19*	1	19	ns
	A or B	Y	C: 50 pF		10.2	22.5	A	26.5	1	26.5	
^t pd	G	Y	C _L = 50 pF		9.9	20.2	1	24	1	24	ns

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	Т	λ = 25°C	;	SN54LV	/139A	SN74L	/139A	UNIT
FARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
÷.	A or B	Y	Ci = 15 pE		5.3*	11*	1*	13*	1	13	20
^t pd	G	Y	C _L = 15 pF		5.1*	9.2*	1*)	11*	1	11	ns
	A or B	Y	C: 50 pF		7.3	14.5	< 1 <	16.5	1	16.5	
^t pd	G	Y	C _L = 50 pF		7	12.7	1	14.5	1	14.5	ns

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

Γ	PARAMETER	FROM	то	LOAD	Т	_λ = 25°C	;	SN54LV	/139A	SN74L	/139A	UNIT
	FARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Г	÷ .	A or B	Y	Ci - 15 pE		3.7*	7.2*	1*	8.5*	1	8.5	-
	^t pd	G	Y	C _L = 15 pF		3.5*	6.3*	1*0	7.5*	1	7.5	ns
Γ	• .	A or B	Y	C: 50 pF		5.2	9.2	\$ 1	10.5	1	10.5	
L	^t pd	G	Y	C _L = 50 pF		4.9	8.3	1	9.5	1	9.5	ns


* On products compliant to MIL-PRF-38535, this parameter is not production tested.

operating characteristics, T_A = 25°C

PARAMETER		TEST CO	V _{CC}	TYP	UNIT	
	Power discipation econositance	$C_1 = 50 \text{pF},$	f = 10 MHz	3.3 V	17.3	ъĘ
Cpd	Power dissipation capacitance	CL = 50 pr,		5 V	18.2	рF



SCLS396B - APRIL 1998 - REVISED MAY 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.

F. tpzL and tpzH are the same as ten.

G. tPHL and tPLH are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated