SCLS408B - APRIL 1998 - REVISED MAY 2000

- **EPIC**<sup>™</sup> (Enhanced-Performance Implanted **CMOS) Process**
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2.3 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- 2-V to 5.5-V V<sub>CC</sub> Operation
- Support Mixed-Mode Voltage Operation on All Ports
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- **Package Options Include Plastic** Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

#### description

The 'LV374A devices are octal edge-triggered D-type flip-flops designed for 2-V to 5.5-V V<sub>CC</sub> operation.

These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LV374A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LV374A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.


UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all narameters



SN54LV374A J OR W PACKAGE
SN74LV374A DB, DGV, DW, NS, OR PW PACKAGE
(TOP VIEW)

	(	,	
OE		U 20	] V <sub>CC</sub>
1Q	2	19	] V <sub>CC</sub> ] 8Q
1D			] 8D
2D	4	17	] 7D
2Q	5	16	] 7Q
3Q	6	15	] 6Q
3D	<b>[</b> 7	14	] 6D
4D	8	13	] 5D
4Q	9	12	] 5Q
GND	10	11	] CLK

SN54LV374A ... FK PACKAGE (TOP VIEW)




Copyright © 2000, Texas Instruments Incorporated

SCLS408B - APRIL 1998 - REVISED MAY 2000


	FUNCTION TABLE (each flip-flop)											
	INPUTS		OUTPUT									
OE	CLK	D	Q									
L	$\uparrow$	Н	Н									
L	$\uparrow$	L	L									
L	L	Х	Q <sub>0</sub>									
Н	Х	Х	Z									

## logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



To Seven Other Channels



SCLS408B - APRIL 1998 - REVISED MAY 2000

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1) Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 7 V
Output voltage range, Vo (see Notes 1 and 2)	
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> )	
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±35 mA
Continuous current through V <sub>CC</sub> or GND	±70 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3): DB package	
DGV package	92°C/W
DW package	58°C/W
NS package	60°C/W
PW package	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 5.5 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.



SCLS408B - APRIL 1998 - REVISED MAY 2000

#### recommended operating conditions (see Note 4)

			SN54L	.V374A	SN74L	V374A	1 1617
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		$V_{CC} = 2 V$	1.5		1.5		
V	Lligh lovel input veltage	$V_{CC}$ = 2.3 V to 2.7 V	V <sub>CC</sub> ×0.7		$V_{CC} \times 0.7$		V
VIH	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		v
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		$V_{CC} = 2 V$		0.5		0.5	
v	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		$V_{CC}  imes 0.3$		$V_{CC} \times 0.3$	v
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC}  imes 0.3$		$V_{CC} \times 0.3$	v
		$V_{CC}$ = 4.5 V to 5.5 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	
VI	Input voltage		0	5.5	0	5.5	V
V <sub>O</sub> Out	Output voltage	High or low state	0	0 Vcc		V <sub>CC</sub>	V
		3-state	0	5.5	0	5.5	v
		$V_{CC} = 2 V$	Å	-50		-50	μΑ
	High-level output current	$V_{CC}$ = 2.3 V to 2.7 V	200	-2		-2	
ЮН	High-level output current	$V_{CC} = 3 V \text{ to } 3.6 V$	201	-8		-8	mA
		$V_{CC} = 4.5 V \text{ to } 5.5 V$	9	-16		-16	
		$V_{CC} = 2 V$		50		50	μΑ
1	Low-level output current	$V_{CC}$ = 2.3 V to 2.7 V		2		2	
IOL	Low-level output current	$V_{CC}$ = 3 V to 3.6 V		8		8	mA
		$V_{CC}$ = 4.5 V to 5.5 V		16		16	
		$V_{CC}$ = 2.3 V to 2.7 V	0	200	0	200	
$\Delta t / \Delta v$	$\Delta v$ Input transition rise or fall rate	$V_{CC} = 3 V \text{ to } 3.6 V$	0	100	0	100	ns/V
		V <sub>CC</sub> = 4.5 V to 5.5 V	0	20	0	20	
Тд	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical	characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise	noted)					-	-	-

PARAMETER	TEST CONDITIONS		SN54	4LV374A		SN74	UNIT		
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1			V <sub>CC</sub> -0.1			
VOH	$I_{OH} = -2 \text{ mA}$	2.3 V	2			2			V
	I <sub>OH</sub> = -8 mA	3 V	2.48			2.48			v
	I <sub>OH</sub> = -16 mA	4.5 V	3.8	M.		3.8			
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V		N.	0.1			0.1	
Ve	I <sub>OL</sub> = 2 mA	2.3 V		A.	0.4			0.4	v
VOL	I <sub>OL</sub> = 8 mA	3 V		5	0.44			0.44	v
V <sub>OL</sub>	I <sub>OL</sub> = 16 mA	4.5 V	"/0	5	0.55			0.55	
lį	$V_{I} = V_{CC}$ or GND	0 V to 5.5 V	00		±1			±1	μΑ
IOZ	$V_{O} = V_{CC} \text{ or } GND$	5.5 V	Q.		±5			±5	μΑ
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			20			20	μΑ
l <sub>off</sub>	$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$	0 V			5			5	μΑ
Ci	$V_{I} = V_{CC}$ or GND	3.3 V		2.9			2.9		pF

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCLS408B - APRIL 1998 - REVISED MAY 2000

#### timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 25°C		T <sub>A</sub> = 25°C SN54LV374A		SN74LV374A		UNIT
		MIN	MAX	MIN	ΜΑΧ	MIN	MAX	UNIT
tw	Pulse duration, CLK high or low	6		7	N.N	7		ns
t <sub>su</sub>	Setup time, data before CLK <sup>↑</sup>	5		5.5	JIL .	5.5		ns
th	Hold time, data after CLK↑	2.5		2.5	Ŷ	2.5		ns

#### timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 25°C		°C SN54LV374A		SN74LV374A		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, CLK high or low	5		5.5	N.N	5.5		ns
t <sub>su</sub>	Setup time, data before CLK <sup>↑</sup>	4.5		4.5	JIV III	4.5		ns
t <sub>h</sub>	Hold time, data after CLK↑	2		2	×	2		ns

#### timing requirements over recommended operating free-air temperature range, V<sub>CC</sub> = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 25°C		A = 25°C SN54LV374A		SN74L	UNIT	
		MIN	MAX	MIN	ΜΑΧ	MIN	MAX	UNIT
tw	Pulse duration, CLK high or low	5		5	5 5 1			ns
t <sub>su</sub>	Setup time, data before CLK <sup>↑</sup>	3		3	3.11			ns
th	Hold time, data after CLK↑	2		2	ř	2		ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO LOAD		T <sub>A</sub> = 25°C			SN54L\	/374A	SN74LV374A		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4			C <sub>L</sub> = 15 pF	60*	105*		50*		50		
fmax			C <sub>L</sub> = 50 pF	50	85		40	Ľ,	40		MHz
<sup>t</sup> pd	CLK	Q			9.7*	16.3*	1*	19*	1	19	
t <sub>en</sub>	OE	Q	C <sub>L</sub> = 15 pF		8.9*	15.9*	1*	19*	1	19	ns
<sup>t</sup> dis	OE	Q			6.3*	12.6*	1*	15*	1	15	
<sup>t</sup> pd	CLK	Q			11.8	19.3	770	23	1	23	
t <sub>en</sub>	OE	Q			10.9	18.8	04	22	1	22	~~
<sup>t</sup> dis	OE	Q	CL = 50 pF		8.2	17.3	1	19	1	19	ns
<sup>t</sup> sk(o)						2				2	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.



SCLS408B - APRIL 1998 - REVISED MAY 2000

#### switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		TO LOAD		T <sub>A</sub> = 25°C			/374A	SN74L	/374A	UNIT
PARAMETER	(INPUT)	(OUTPUT) CAPACITAN		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
4		C <sub>L</sub> = 15 pF	80*	150*		70*		70		MHz	
fmax			C <sub>L</sub> = 50 pF	55	110		50	Ņ	50		
<sup>t</sup> pd	CLK	Q			6.8*	12.7*	1*	15*	1	15	
t <sub>en</sub>	OE	Q	C <sub>L</sub> = 15 pF		6.3*	11*	1*	13*	1	13	ns
<sup>t</sup> dis	OE	Q			4.7*	10.5*	1*	12.5*	1	12.5	
<sup>t</sup> pd	CLK	Q			8.3	16.2	70	18.5	1	18.5	
t <sub>en</sub>	OE	Q	$C_{1} = 50 \text{ pF}$		7.7	14.5	× 1	16.5	1	16.5	-
<sup>t</sup> dis	OE	Q	C <sub>L</sub> = 50 pF		5.9	14	1	16	1	16	ns
<sup>t</sup> sk(o)						1.5				1.5	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

#### switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO (INPUT) (OUTPUT) C	LOAD CAPACITANCE	T <sub>A</sub> = 25°C		SN54LV374A		SN74LV374A		UNIT		
PARAMETER			MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
f <sub>max</sub>			C <sub>L</sub> = 15 pF	130*	205*		110*		110		MHz
			C <sub>L</sub> = 50 pF	85	170		75	Ņ	75		
<sup>t</sup> pd	CLK	Q	CL = 15 pF		4.9*	8.1*	1*	9.5*	1	9.5	ns
t <sub>en</sub>	OE	Q			4.6*	7.6*	1*	9*	1	9	
<sup>t</sup> dis	OE	Q			3.4*	6.8*	1*	8*	1	8	
<sup>t</sup> pd	CLK	Q	C <sub>L</sub> = 50 pF		5.9	10.1	70	11.5	1	11.5	
ten	OE	Q			5.5	9.6	04	11	1	11	
<sup>t</sup> dis	OE	Q			4	8.8	1	10	1	10	ns
<sup>t</sup> sk(o)						1				1	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

## noise characteristics, $V_{CC}$ = 3.3 V, $C_L$ = 50 pF, $T_A$ = 25°C (see Note 5)

	PARAMETER		SN74LV374A		
			TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V <sub>OL</sub>		0.6	0.8	V
VOL(V)	Quiet output, minimum dynamic V <sub>OL</sub>		-0.5	-0.8	V
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>		2.9		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.

## operating characteristics, $T_A = 25^{\circ}C$


PARAMETER			TEST CO	VCC	TYP	UNIT	
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled	C <sub>L</sub> = 50 pF,	f = 10 MHz	3.3 V	21.1	pF
					5 V	22.8	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCLS408B - APRIL 1998 - REVISED MAY 2000

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpl  $_{7}$  and tpH $_{7}$  are the same as t<sub>dis</sub>.
- F. tpzL and tpzH are the same as  $t_{en}$ .
- G. tpHL and tpLH are the same as  $t_{pd}$ .

#### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated