

***TLC876 Analog-to-Digital Converter
Evaluation Board***

USER MANUAL

TLC 876 Evaluation Module Application Note

The TLC876 Evaluation Module provides a platform for lab prototype evaluation of the Texas Instruments TLC876 10 bit, 20 MSPS high speed analog to digital converter.

Since practical operation up to 20 MHz can be achieved, the circuit layout is critical and does not lend itself to classical breadboarding techniques. In fact, use of surface mount components is required to achieve proper operation.

Power Supply Requirements

The TLC876 EVM is designed to be powered by regulated lab power supplies. Two lab supplies (AVDD and DVDD) are required for best performance. A third supply can be added since the TLC876 is designed to be able to interface to +3.3 V logic. An additional connection is provided to permit the addition of a +3.3 V supply for DRVDD.

SUPPLY	CONNECTOR	USE
+5V	J4	(AVDD) Analog power and input amplifier stage positive supply.
+5V	J5	(DVDD) ADC internal logic supply.
+5V or +3.3V	J6	(DRVDD) Digital interface logic supply.

The (AGND) Analog and (DGND) Digital ground planes can be tied together if desired at the AGND and DGND points directly below J4 and J5. Additionally, two pads AGND and DGND are provided directly below the ADC for connecting the two ground planes.

This allows the user to adapt to various grounding conditions that may exist in an evaluation circuit interface.

TLC876 EVM Analog Input

The analog input signal is applied to the BNC connector J3. This signal is routed to the TLC876 analog input by one of three paths.

Direct Input

AC Coupled with DC bias

User supplied Input

Direct Input

To route the signal directly to the TLC 876 input, connect XAIN to the pin socket tied to AIN pin 27 of the TLC876. These pin sockets are labeled on the schematic as E2A and E2B.

This provides a 50 ohm load (R11) at the input connector. The input is defined by the internal structure of the sample and hold amplifier on the TLC 876. Refer to the specifications within the TLC 876 data sheet for a detailed explanation.

AC coupled with DC bias

If AC coupling is desired, the DC bias to the amplifier input is controlled by the setting of potentiometer R7. This allows the bias to be varied from near REF "B" (ladder BOTTOM) to near REF "T" (ladder TOP). Connect AINOFF to the pin socket tied to pin 27 of the TLC876 if AC coupling is desired. These pin sockets are labeled as E1A and E1B on the schematic.

The low frequency response pole will be dominated by the 4.7uF capacitor (C15) and the resistance setting of the pot.

User Supplied Input Circuit

A breadboarding area is provided for the user to allow custom input filters or other signal conditioning circuits to be used. To route the signal from the breadboard area to the TLC876 input connect BBAOUT to the pin socket tied to pin 27 of the TLC876. These pin sockets are labeled as E3A and E3B on the schematic.

Only one of the above configurations should be used at any one time to prevent excessive capacitance on the signal path, which could degrade the input signal quality at higher frequencies.

Test Points

Test points TP1 -TP4 are provided for monitoring the following:

TP1	Clock output
TP2	Clock input
TP3	Output enable
TP4	Analog input to the TLC876

Digital Inputs/Outputs

Two buffers (U3 and U6) are provided to insure lengths up to 12" of ribbon cable can be driven reliably. Damping resistors of 22 ohms are placed in series on all high speed lines. All relevant signals are made available at J2.

JP2 can be removed if external control of the STANDBY pin is required.

Pin 24 on the output connector (J2) can be used to drive U3 and U6's outputs to a high impedance state allowing a bus interface to external circuitry. If external control of the outputs is required JP1 should be removed. A Logic 1 applied to J2 pin 24 will tri-state the outputs of the 74AC11244s.

Clock Circuit

An external clock of up to 20 MHZ is required for operation. The clock source is required to drive the 50 ohm BNC input J1. The clock is buffered by inverters (U1) and provides a true (non-inverted) equivalent output at pin 22 of the output connector J2. This provides the user a buffered reference clock output for external circuitry. Note that U1 is powered from DRVDD so output levels will be dependent on the DRVDD supply voltage.

Reference Voltage Circuit

U5, a REF194GS, provides a 25 ppm / degree Centigrade instrumentation quality voltage reference.

Potentiometers R3 and R5 can be adjusted to provide, through the followers U2A and U2B in a force-sense reference connection, any setting from near ground to 4.5 V.

The full scale input span of the TLC876 can be achieved with this circuit. R3 is typically adjusted to provide a voltage of 4.0 V at REFTF. R5 is typically adjusted to provide a voltage of 2.0 V at REFBF.


The user has the option of setting both the full scale span of the analog input and where to center this voltage.

The TLV2442A device employs dual op amps with rail-to-rail outputs which can provide up to 50mA to the TLC876 resistive ladder.

Summary


The TLC876 EVM provides the user the ability to quickly evaluate the speed and resolution of the TLC876 ADC for various applications.






Top Side Soldermask


Figure 1




Layer 1




Layer 2




Layer 3



Layer 4




Bottom Side Soldermask



Bottom Side Silkscreen

NOTES 1 0 UNLESS OTHERWISE SPECIFIED CAPACITORS ARE IN U.F. $\pm 20\%$ 50VDC
2 0 UNLESS OTHERWISE SPECIFIED RESISTORS ARE IN OHMS. $\pm 5\%$



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

TI Worldwide Technical Support

Internet

TI Semiconductor Home Page

<http://www.ti.com/sc>

TI Distributors

<http://www.ti.com/sc/docs/distmenu.htm>

Product Information Centers

Americas

Phone +1(972) 644-5580
Fax +1(972) 480-7800
Email sc-infomaster@ti.com

Europe, Middle East, and Africa

Phone
Deutsch +49-(0) 8161 80 3311
English +44-(0) 1604 66 3399
Francais +33-(0) 1-30 70 11 64
Italiano +33-(0) 1-30 70 11 67
Fax +33-(0) 1-30-70 10 32
Email epic@ti.com

Japan

Phone
International +81-3-3457-0972
Domestic +0120-81-0026
Fax
International +81-3-3457-1259
Domestic +0120-81-0036
Email pic-japan@ti.com

Asia

Phone
International +886-2-23786800
Domestic Local Access Code TI Number
Australia 1-800-881-011 -800-800-1450
China 10811 -800-800-1450
Hong Kong 800-96-1111 -800-800-1450
India 000-117 -800-800-1450
Indonesia 001-801-10 -800-800-1450
Korea 080-551-2804 -
Malaysia 1-800-800-011 -800-800-1450
New Zealand +000-911 -800-800-1450
Philippines 105-11 -800-800-1450
Singapore 800-0111-111 -800-800-1450
Taiwan 080-006800 -
Thailand 0019-991-1111 -800-800-1450
Fax 886-2-2378-6808
Email tiasia@ti.com

© 1998 Texas Instruments Incorporated
Printed in the USA

Important Notice: Texas Instruments (TI) reserves the right to make changes to or to discontinue any product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

Please be advised that TI warrants its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. TI assumes no liability for applications assistance, software performance, or third-party product information, or for infringement of patents or services described in this publication. TI assumes no responsibility for customers' applications or product designs.



A030598



SLAM002

Printed in U.S.A.
