
SLDS123A - MARCH 2000 - REVISED JUNE 2000

- Supports UXGA Resolution (Output Pixel Rates up to 165 MHz)
- Digital Visual Interface (DVI 1.0) Specification¹
- Seamlessly Interfaces With Intel[™] DVO Port on Whitney and Future Intel[™] Chipsets
- Supports 24-bit RGB and YCrCb Input Formats on a 12-Bit Pixel Port
- Programmable Functionality and I²C Serial Interface
- Reduced Power Consumption 1.8 V Digital Core and 3.3 V Analog Circuit
- Lowest Noise and Best Power Dissipation Using PowerPAD[™] Packaging
- Advanced Technology Using TI's 0.18 µm EPIC-5[™] CMOS Process

description

The TFP420 is a PanelBus[™] flat panel display product, part of a comprehensive family of end-to-end DVI 1.0 compliant solutions. Targeted primarily at desktop and notebook PCs, the TFP420 finds applications in any design requiring a high-speed digital interface with connectivity to the Intel[™] DVO port.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-5, PowerPAD, and PanelBus are trademarks of Texas Instruments. Intel is a trademark of Intel Corporation and Macrovision is a trademark of Macrovision Corporation. Other trademarks are property of their respective owners.

1. The Digital Visual Interface (DVI) specification is an industry standard developed by the digital display working group (DDWG) for high-speed digital connection to digital displays. The TFP420 is compliant to the DVI specification Rev. 1.0.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright $\ensuremath{\textcircled{}}$ 2000, Texas Instruments Incorporated


SLDS123A - MARCH 2000 - REVISED JUNE 2000

description (continued)

The scalable (1.1 V to 1.8 V) low-swing digital pixel interface provides a low-EMI and high-speed bus that connects seamlessly with Intel's digital video out (DVO) port, perfectly linking the graphics controller and the DVI transmitter. The DVI interface supports display resolutions up to UXGA at 165 MHz in 24-bit true color pixel format.

The TFP420 combines PanelBus[™] circuit innovation, TI's advanced 0.18 µm EPIC-5[™] CMOS process technology, and PowerPAD[™] ultralow ground inductance package technology to provide a reliable, low-power, and low-noise digital interface solution.


functional block diagram





SLDS123A - MARCH 2000 - REVISED JUNE 2000

digital video out (DVO) interface diagram



Terminal Functions

TE	ERMINAL			
NAME	POWER RAIL	NO.	I/O	DESCRIPTION
Digital Video I	nput Port		_	
BLANK	DVDD	2	I	Blanking signal – BLANK is low during blanking interval and high during active video.
CLKIN[1:0]	DVDD	57, 56	I	TFP420 uses CLKIN [1:0] to clock in video data and timing control signals. When used as a differential pair, CLKIN0 connects to the positive end and CLKIN1 connects to the negative end. For single-ended clock input, the clock is connected to CLKIN0 and a reference voltage of VDDQ/2 must be connected to CLKIN1.
				The graphics controller should use internal DOT clock to generate CLKIN[1:0].
DATA[11:0]	DV _{DD}	49–54, 59–64	I	DATA[11:0] is the pixel port
HSYNC	DVDD	4	I	Horizontal sync input
ÎNTO	DV _{DD}	9	I/O	Interrupt for hot plug support (output) INTO is an open drain signal and an assertion low interrupt request informing the graphics controller of flat panel/TV/secondary monitor hot plug or hot unplug event. For normal applications, a 10K pullup resistor must be connected between this terminal and DV _{CC} .
INT1	DVDD	7	0	Interrupt for hot plug support INT1 is an open drain signal and an assertion low interrupt request informing the graphics controller of flat panel/secondary monitor hot plug or hot unplug event.
VREF	DVDDQ/2	3	A	Digital video input port voltage reference sets the switching threshold of all the signals listed in digital video input port section of this table. V_{REF} must be set to DVDDQ/2, where DVDDQ is the swing of the signals. DVDDQ ranges from 1.1 V to 1.8 V.
VSYNC	DVDD	5	I	Vertical sync input
Reference Cry	stal			
XTALI	PVDD	33	I	Terminal for reference crystal for the internal PLL. Leave unconnected if an external oscillator is connected to XTAL0.
XTALO	PVDD	34	I	Terminal for reference crystal for the internal PLL or external reference oscillator input.



SLDS123A - MARCH 2000 - REVISED JUNE 2000

Terminal Functions (Continued)

٦	FERMINAL	-		
NAME	POWER RAIL	NO.	I/O	DESCRIPTION
DVI Outp	ut			
TX2+	TVDD	28	А	Red channel positive transmitter output – Positive side of red channel T.M.D.S. low voltage signal differential output pair. Red channel transmits red pixel data in active display and 00 control bits in blank.
TX2–	TVDD	27	A	Red channel negative transmitter output – Negative side of red channel T.M.D.S. low voltage signal differential output pair.
TX1+	TVDD	25	A	Green channel positive transmitter output – Positive side of green channel T.M.D.S. low voltage signal differential output pair. Green channel transmits green pixel data in active display and 00 control bits in blank.
TX1–	TVDD	24	A	Green channel negative transmitter output – Negative side of green channel T.M.D.S. low voltage signal differential output pair.
TX0+	TVDD	22	A	Blue channel positive transmitter output – Positive side of blue channel T.M.D.S. low voltage signal differential output pair. Blue channel transmits blue pixel data in active display and HSYNC, VSYNC control signals in blank.
TX0-	TVDD	21	A	Blue channel negative transmitter output – Negative side of blue channel T.M.D.S. low voltage signal differential output pair.
TXC+	TVDD	30	A	Clock positive transmitter output – Positive side of reference clock T.M.D.S. low voltage signal differential output pair.
TXC-	TVDD	31	A	Clock negative transmitter output – Negative side of reference clock T.M.D.S. low voltage signal differential output pair.
TFADJ	TVDD	19	A	T.M.D.S. drivers full scale adjust control A 2-k Ω resistor must be connected between this terminal and TVSS.
I ² C Interf	ace and Mi	scellaneo	us	
A0	DVCC	10	1	I ² C slave address select
GPIO0	DVCC	18	I/O	General-purpose I/O #0 First general-purpose I/O. This terminal has an internal weak pulldown of 1 M Ω (TBD). With GPIO0 as an input, use an external 10 k Ω resistor to pull up or down to set the state of this terminal.
HS/CS/	AVCC	45	I/O	Digital horizontal sync output – This is the HSYNC signal that connects to the VGA connector.
GPIO1				Digital composite sync output – Composite HSYNC and VSYNC. The polarity of this signal is programmable when used for HS/CS.
				General-purpose I/O #1 – Second general-purpose I/O. This terminal has an internal weak pulldown of 1 M Ω (TBD). With GPIO1 as an input, use an external 10-k Ω resistor to pull up or down to set the state of this terminal.
HTPLG	DVCC	11	1	DVI/P&D/DFP hot plug detect input
NC	AVCC	38–41, 43, 44	A	Reserved
RST	DVCC	13	Ι	Reset signal active low.
SCL	DVCC	15	I/O	I ² C serial clock input maximum. Clock rate of 400 kHz. Open drained I/O.
SDA	DVCC	14	I/O	I ² C Serial data line open drained I/O.
TEST	DVCC	17	I	Test mode enable This terminal must be tied to LOW for normal mode of operation. Connecting this terminal to HIGH puts TFP420 in test mode.
VS	AVCC	46	0	Digital vertical sync output When the analog RGB video output is enabled this signal is the VSYNC that connects to the VGA connector.



SLDS123A - MARCH 2000 - REVISED JUNE 2000

Terminal Functions (Continued)

	TERMINAL			
NAME	POWER RAIL	NO.	1/0	DESCRIPTION
Power an	d Ground			
AVCC	3.3 V	37, 47	Р	Analog power
AVSS	0.0 V	42	G	Analog ground
DVCC	3.3 V	12	Р	Digital power
DVDD	1.8 V	1, 55	Р	Digital power
DVDDQ	1.1 V–1.8 V	8	Р	Digital power
DVSS	0.0 V	6, 16, 48, 58	G	Digital ground
PVDD	1.8 V	35	Р	Power for PLLs
PVSS	0.0 V	36	G	Ground for PLLs
TVDD	1.8 V	23, 29	Р	Analog power for the DVI output drivers
TVSS	0.0 V	20, 26, 32	G	Analog ground for the DVI output drivers

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

External T.M.D.S. termination resistance, RLtmds	0 Ω to open circuit
External TFADJ resistor	. 1 k Ω to open circuit
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg}	\dots -65°C to 150°C
Maximum total power dissipation, PD	2 W

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (ALL DATA PRELIMINARY)

		MIN	NOM	MAX	UNIT
Digital supply voltage, DV _{DD}	1.7	1.8	1.9	V	
Digital supply voltage, DVDDQ		1.0	1.8	1.9	V
Analog supply voltage, AV _{CC}		3.13	3.3	3.47	V
Analog supply voltage, TVDD		1.7	1.8	1.9	V
Analog supply voltage, PVDD		1.7	1.8	1.9	V
Digital low-level input voltage, $DV_{DD}V_{IL}$ (scalab	le with V(REF)			V _(REF) -100 mv	V
Digital low-level input voltage, $DV_{DD}V_{IH}$ (scalab	ble with V(REF)	V _(REF) +100 mv			V
Digital low-level input voltage, $DV_{CC}V_{IL}$				0.8	V
Digital low-level input voltage, $DV_{CC}V_{IH}$					V
	Digital supply current, DV _{DD}			80	
	Digital supply current, DVDDQ			0	
DVI 1280x1024 resolution 60 Hz refresh rate	Analog supply current, TVDD			120	mA
	Analog supply current, AV _{CC}			6	
	Analog supply voltage, PV_{DD}			100	
Reference voltage, V(REF)		0.52	0.9	0.95	V
External T.M.D.S. termination resistor		45	50	55	Ω
External TFADJ resistor		1.4	2	2.6	kΩ
Operating free-air temperature, TA		0		70	°C



SLDS123A - MARCH 2000 - REVISED JUNE 2000

functional description

overview

The TFP420 integrates a PLL, DVI encoder, and three differential pairs of T.M.D.S. drivers. A dedicated high-speed low terminal count video pixel port transfers high-bandwidth digital video data from a graphics controller or other digital video source to the TFP420.

The TFP420 is versatile and highly programmable to provide maximum flexibility for the user. An I²C host interface is provided to program and configure the TFP420.

I²C interface

The I²C interface is used to access the internal TFP420 register. This two-terminal interface consists of one clock line, SCL, and one serial data line, SDA. The basic I²C access cycles are shown in Figures 1 and 2.





Figure 1. I²C Start and Stop Conditions

The basic access cycle consists of the following:

- A start condition
- A slave address cycle
- A subaddress cycle
- Any number of data cycles
- A stop condition

The start and stop conditions are shown in Figure 2. The high to low transition of SDA while SCL is high defines the start condition. The low to high transition of SDA while SCL is high defines the stop condition. Each cycle, data or address consists of 8 bits of serial data followed by one acknowledge bit generated by the receiving device. Thus, each data/address cycle contains 9 bits as shown in Figure 2.





I²C interface (continued)

Following a start condition, each I²C device decodes the slave address. The TFP420 responds with an acknowledge by pulling the SDA line low during the ninth clock cycle if it decodes the address as its address. During subsequent subaddress and data cycles the TFP420 responds with acknowledge as shown in Figure 3. The subaddress is autoincremented after each data cycle.

The transmitting device must not drive the SDA signal during the acknowledge cycle so that the receiving device may drive the SDA signal low. The not acknowledge, /A, condition is indicated by the master by keeping the SDA signal high just before it asserts the stop, P, condition. This sequence terminates a read cycle as shown in Figure 4.


The slave address consists of 7 bits of address along with 1 bit of read/write information as shown below in Figures 3 and 4. For the TFP420, the possible slave addresses (including the r/w bit) are 0x40 and 0x42 for write cycles and 0x41 and 0x43 for read cycles. Refer to register description, for additional base address information.



From Receiver

P Stop Condition/ Not Acknowledge (SDA A High)

Figure 3. I²C Write Cycle





video port

The TFP420 video port is a low terminal count and high-speed digital interface. The video port consists of a 12-bit data bus (DATA[11:0]), horizontal timing signal (HSYNC), vertical timing signal (VSYNC), blanking control (BLANK), clock signals (CLKIN0 and CLKIN1), and interrupt request signals (INT0 and INT1). To reduce the terminal count and the board space, a compact 12-bit pixel bus is used. The bus operates in either single-pump or double-pump mode depending on the selection of the input pixel format (FMT[2:0]). In single pump mode only the first edge of the CLKIN0/CLKIN1 differential clock pair is used to sample the data, timing, and blanking control signals. In double-pump mode, both edges of the clock are used. With the double-pump mode, high pixel transfer rates up to 165 Mpixels/sec can be achieved.



SLDS123A - MARCH 2000 - REVISED JUNE 2000

video port (continued)

To ease the timing and EMI issues associated with a high pixel transfer rate, the signaling level of the signals in video port is scalable. The input signals in video port are scalable by adjusting the voltage on the V_{REF} terminal to VDDQ/2. Similarly, the output signals are scalable by adjusting the voltage on the VDDQ terminal to VDDQ, where VDDQ is the desirable full-swing voltage for the video port I/O signals. The differential CLKIN pair provides more robust and reliable sampling for the pixel data and control signals, alleviating tight setup and hold time requirements for high pixel transfer rates. Although differential clocking is the recommended clocking scheme, it is possible to use single-end clocking with reduced timing margin, which may be significant with high clock rates. When single-end clocking is used, CLKIN0 must be connected to the clock and CLKIN1 must be connected to VDDQ/2.

The $\overline{INT1}$ terminal, when enabled, generates an interrupt to inform the host CPU of events related to hot plug and power management. $\overline{INT1}$ is open-drained and must be pulled up to VDDQ with a 10-K Ω resistor.

The $\overline{INT0}$ terminal provides a dedicated interrupt for future applications. Similar to $\overline{INT1}$, $\overline{INT0}$ is open-drained. Normally a 10-K Ω pullup resistor is needed to pull the signal to VDDQ. The TFP420 enters a special mode when the $\overline{INT0}$ is forced to low just before the deassertion of the \overline{RST} .

DVI encoder

The DVI encoder receives RGB pixel data from the video port and encodes the pixel data based on the transition minimized differential signaling (T.M.D.S.) encoding algorithm. The DVI encoder consists of three independent identical channels, each of which is responsible for encoding one color component. The encoding algorithm minimizes the signal transition while maintaining a good dc balance to reduce EMI. The encoded data is then serially shifted to the DVI output drivers for transmission. The low-voltage swing differential output further reduces EMI.

Each channel is encoded independently. Each channel receives 2 bits of control data and 8 bits of color component data. Depending on the state of BLANK, the DVI encoder encodes either control data or color components. In either case, the data is encoded to a 10-bit character and serially shifted out with the LSB transmitted first. Blue channel (Channel 0) receives HSYNC and VSYNC as the control data and the blue color component as the pixel data. If BLANK is low, indicating valid blue component data is not transmitting, the DVI encoder of the blue channel encodes the HSYNC and VSYNC signals. If BLANK is high, indicating valid blue component data is transmitting, the DVI encoder encodes the blue component data. The green channel (Channel1) and the red channel (Channel 2) operate in a way similar to the blue channel with the exception that the control bits are hardwired to 0.

There are two possible encoded characters for each pixel data. The DVI encoder keeps track of the difference between the number of ones and zeros that have been sent and selects the character that minimizes the difference in order to maintain the best dc balance.

A serializer serializes the 10-bit character in each channel. An on-chip PLL locks to the CLKIN0 and CLKIN1 and generates the 10X clock to drive the serializer. The 10X clock is also sent to the T.M.D.S. drivers for output.

clock generation

The TFP420 uses the CLKIN signal to generate the required clock for DVI output. The on-chip PLL takes CLKIN as the reference and generates the 10X clock. This clock is used internally by the DVI encoder to encode and clock out the DVI bit stream as well as to output TXC+ and TXC- differential clock along with the DVI data signals.

The CLK_CTRL register provides additional control over the clock signals. DKEN and CLKINDSK[2:0] allow the user to compensate the skew between the CLKIN and the pixel data and control signals. Refer to the description of the CLK_CTRL for details.



functional description (continued)

hot plug/unplug (auto connect/disconnect detection)

The TFP420 supports hot plug/unplug (auto connect/disconnect detection) for the DVI link. The connection status of DVI link and HTPLG sense terminal is provided by the CON_STATUS register. The RXCON bit indicates if a DVI receiver is connected to the TXC+ and TXC-. HPCON bit reflects the current state of the HTPLG terminal connected to the monitor via DVI connector. HTPLG terminal is 3-V tolerant with an internal digital debouncing circuit to allow for direct connection to the DVI connector.

Whenever one or more connection status bits change states, the corresponding bit in the IN_STATUS bit is set to 1 to record the changes. An interrupt can also be generated as an option. The interrupt for each type of connect/disconnect event can be individually enabled or disabled by writing a 1 or 0 to the corresponding bit in the INT_ENABLE register. Notice that INT_ENABLE register does not affect the state of the INT_STATUS bits. A host can either poll the INT_STATUS bits or rely on the interrupt to learn about the states or the change of states of the connections. The interrupt continues to be asserted until 1 is written to the corresponding interrupt bit in the INT_STATUS register to reset the bit back to 0. Writing 0 to an interrupt status bit has no effect.

register map

The TFP420 is a standard I²C slave device. All the registers can be written and read through the I²C interface. The I²C base address of the TFP420 is dependent on terminal 10 (A0) as shown in Table 1.

Terminal 10	WRITE ADDRESS (HEX)	READ ADDRESS (HEX)			
0	40	41			
1	42	43			

Table 1. Base I²C Address

REGISTER	RW	SUBADDRESS	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0		
VEN ID	R	00				Ven_i	d[7:0]					
VEN_ID	R	01	Ven_id[15:8]									
	R	02				Dev_l	d[7:0]					
DEV_ID	R	03				Dev_i	d[15:8]					
REV_ID	R	04				Rev_l	d[7:0]					
RESERVED		05–39				RESE	RVED					
F_CONTROL	RW	ЗA	Cbar	Intcko	RGBF			Fmt	[3:0]			
CLK_CTRL	RW	3B					Ckinds	sk[3:0]		Ckencse		
VIDOUT_CTRL	RW	3C						Vidou	ut[3:0]			
SYNC_CTRL0	RW	3D	Syn_g	Fid_pol	Vs_fid	Hs_com	Vsen	Hsen	Tvsen	Thsen		
CON_STATUS	R	3E		-	Daccon3	Daccon2	Daccon1	Daccon0	Hpcon	Rxcon		
INT_STATUS	RW	3F			-	-	-		Hpevnt	Rxevnt		
INT_ENABLE	RW	40							Hpen	Rxen		
GP_CTRL	RW	41	Gio1_en		Gp1_in	Gp0_in	Gp1_oe	Gp0_oe	Gp1_out	Gp0_out		
RESERVED		42–FF				RESE	RVED					



SLDS123A - MARCH 2000 - REVISED JUNE 2000

VEN_ID	Subaddr	ess = 00	Read Only	Default	= 0x4C			
7	6	5	4	3	2	1	0	
			VEN_I	D[7:0]				
	Subaddr	ess = 01	Read Only	Default	Default = 0x01			
7	6	5	4	3	2	1	0	
			VEN_I	D[15:8]				
	only register to 0x014C.	contains the	16-bit Texas Iı	nstruments ve	endor ID for th	ne TFP420. VE	EN_ID[15	
DEV_ID	Subaddr	ess = 02	Read Only	Default	= 0x22			
7	6	5	4	3	2	1	0	
		-	DEV_I	D[7:0]	-		-	
	Subaddr	ess = 03	Read Only	Default	= 0x64		-	
7	Subaddr 6	ess = 03 5	4	3	= 0x64	1	0	
	6	5	4 DEV_ID	3 D[15:8]	2	1	0	
	6	5	4	3 D[15:8]	2	1	0	
	6	5 contains the 1	4 DEV_ID	3 D[15:8]	2 20.	1	0	
This read-	6 only register	5 contains the 1	4 DEV_II 6-bit device ID Read Only 4	3 D[15:8] for the TFP42 Default	2 20.	1	0	
This read- REV_ID	6 only register Subaddr	5 contains the 1 ess = 04	4 DEV_II 6-bit device ID Read Only	3 D[15:8] for the TFP42 Default	2 20. = 0x01			
This read- REV_ID 7 This read-	6 only register Subaddr 6 only register	5 contains the 1 ess = 04 5	4 DEV_IC 6-bit device ID Read Only 4 REV_I evision ID for th	3 D[15:8] for the TFP42 Default 3 D[7:0]	2 20. = 0x01 2	1	0	
This read- REV_ID 7 This read-	6 only register Subaddr 6 only register	5 contains the 1 ess = 04 5 contains the re 7:0] is hardwir	4 DEV_IC 6-bit device ID Read Only 4 REV_I evision ID for th	3 D[15:8] for the TFP42 Default 3 D[7:0]	2 20. = 0x01 2	1	0	
This read- REV_ID 7 This read- of the devi	6 only register Subaddr 6 only register ice. REV_ID[5 contains the 1 ess = 04 5 contains the r 7:0] is hardwir ess = 05	4 DEV_II 16-bit device ID Read Only 4 REV_I evision ID for the red to 0x01.	3 D[15:8] for the TFP42 Default 3 D[7:0]	20. = 0x01 2 e revision ID v	1	0	
This read- REV_ID 7 This read- of the devi STATUS	6 only register Subaddr 6 only register ice. REV_ID[Subaddr	5 contains the 1 ess = 04 5 contains the r 7:0] is hardwir ess = 05	4 DEV_II 16-bit device ID Read Only 4 REV_I evision ID for the red to 0x01.	3 D[15:8] for the TFP42 Default 3 D[7:0] le TFP420. Th	20. = 0x01 2 e revision ID v	1	0	

- The input YCrCb data are in binary format with coding range 0–255 The input RGB data are in binary format with coding range 16–235
 - The input YCrCb data are in binary format conforming to ITU-601 standard
- FMT[3:0] These four bits specify the video input data stream format and timing as shown in the table below. H indicates the sampling point at the crossover of the rising edge of CLKIN0 and the falling edge of CLKIN1

L indicates the sampling point at the crossover of the falling edge of CLKIN0 and the rising edge of CLKIN1



SLDS123A - MARCH 2000 - REVISED JUNE 2000

register description (continued)

digital input video data and sync format

			l	-MT[3:2] = 00(*)						
Color space				R	-						
Pixel format				(8,8	3,8)						
Scan				Progre	essive						
Sync	HSYNC, VSYNC and BLANK										
-				FMT[1:0]							
	00	00(*) 01 10 11									
DATA[11:0]	Н	L	Н	L	Н	L	Н	L			
DATA[11]	R[7]	G[3]	G[3]	R[7]	R[7]	G[4]	G[4]	R[7]			
DATA[10]	R[6]	G[2]	G[2]	R[6]	R[6]	G[3]	G[3]	R[6]			
DATA[9]	R[5]	G[1]	G[1]	R[5]	R[5]	G[2]	G[2]	R[5]			
DATA[8]	R[4]	G[0]	G[0]	R[4]	R[4]	B[7]	B[7]	R[4]			
DATA[7]	R[3]	B[7]	B[7]	R[3]	R[3]	B[6]	B[6]	R[3]			
DATA[6]	R[2]	B[6]	B[6]	R[2]	G[7]	B[5]	B[5]	G[7]			
DATA[5]	R[1]	B[5]	B[5]	R[1]	G[6]	B[4]	B[4]	G[6]			
DATA[4]	R[0]	B[4]	B[4]	R[0]	G[5]	B[3]	B[3]	G[5]			
DATA[3]	G[7]	B[3]	B[3]	G[7]	R[2]	G[0]	G[0]	R[2]			
DATA[2]	G[6]	B[2]	B[2]	G[6]	R[1]	B[2]	B[2]	R[1]			
DATA[1]	G[5]	B[1]	B[1]	G[5]	R[0]	B[1]	B[1]	R[0]			
DATA[0]	G[4]	B[0]	B[0]	G[4]	G[1]	B[0]	B[0]	G[1]			
		•		FMT[3:2] = 01			•				
Color space				YC	Cb						
Pixel format				4:4	l:4						
Scan				Progre	essive						
Sync				HSYNC, VSYN	IC and BLANK						
				FMT[1:0]							
DATA(44.0)	0	0	C	1	1	0	1	1			
DATA[11:0]	Н	L	Н	L	Н	L	Н	L			
DATA[11]	Cr[7]	Y[3]	Y[3]	Cr[7]	Cr[7]	Y[4]	Y[4]	Cr[7]			
DATA[10]	Cr[6]	Y[2]	Y[2]	Cr[6]	Cr[6]	Y[3]	Y[3]	Cr[6]			
DATA[9]	Cr[5]	Y[1]	Y[1]	Cr[5]	Cr[5]	Y[2]	Y[2]	Cr[5]			
DATA[8]	Cr[4]	Y[0]	Y[0]	Cr[4]	Cr[4]	Cb[7]	Cb[7]	Cr[4]			
DATA[7]	Cr[3]	Cb[7]	Cb[7]	Cr[3]	Cr[3]	Cb[6]	Cb[6]	Cr[3]			
DATA[6]	Cr[2]	Cb[6]	Cb[6]	Cr[2]	Y[7]	Cb[5]	Cb[5]	Y[7]			
DATA[5]	Cr[1]	Cb[5]	Cb[5]	Cr[1]	Y[6]	Cb[4]	Cb[4]	Y[6]			
DATA[4]	Cr[0]	Cb[4]	Cb[4]	Cr[0]	Y[5]	Cb[3]	Cb[3]	Y[5]			
DATA[3]	Y[7]	Cb[3]	Cb[3]	Y[7]	Cr[2]	Y[0]	Y[0]	Cr[2]			
DATA[2]	Y[6]	Cb[2]	Cb[2]	Y[6]	Cr[1]	Cb[2]	Cb[2]	Cr[1]			
DATA[1]	Y[5]	Cb[1]	Cb[1]	Y[5]	Cr[0]	Cb[1]	Cb[1]	Cr[0]			
DATA[0]	Y[4]	Cb[0]	Cb[0]	Y[4]	Y[1]	Cb[0]	Cb[0]	Y[1]			



SLDS123A - MARCH 2000 - REVISED JUNE 2000

digital input video data and sync format (continued)

				FMT[3:2] = 1	0					
Color space				Y	CrCb					
Pixel format				4	:2:2					
				FMT[1:0] = 00	0					
Scan				Inte	erlaced					
Sync	HSYNC, VSYNC and BLANK									
DATA[11:0]	ОH	0L 1H 1L			2H	2L	2L 3H			
DATA[11]										
DATA[10]										
DATA[9]										
DATA[8]										
DATA[7]	Cb0[7]		Y0[7]		Cr0[7]		Y1[7]			
DATA[6]	Cb0[6]		Y0[6]		Cr0[6]		Y1[6]			
DATA[5]	Cb0[5]		Y0[5]		Cr0[5]		Y1[5]			
DATA[4]	Cb0[4]		Y0[4]		Cr0[4]		Y1[4]			
DATA[3]	Cb0[3]		Y0[3]		Cr0[3]		Y1[3]			
DATA[2]	Cb0[2]		Y0[2]		Cr0[2]		Y1[2]			
DATA[1]	Cb0[1]		Y0[1]		Cr0[1]		Y1[1]			
DATA[0]	Cb0[0]		Y0[0]		Cr0[0]		Y1[0]			
			•	FMT[1:0] = 0	1		•			
Scan				Inte	erlaced					
Sync				HSYNC, VSY	NC and BLANK					
	0H	0L	1H	1L	2H	2L	ЗH	3L		
DATA[11]										
DATA[10]										
DATA[9]										
DATA[8]										
DATA[7]	Cr0[7]		Y0[7]		Cb0[7]		Y1[7]			
DATA[6]	Cr0[6]		Y0[6]		Cb0[6]		Y1[6]			
DATA[5]	Cr0[5]		Y0[5]		Cb0[5]		Y1[5]			
DATA[4]	Cr0[4]		Y0[4]		Cb0[4]		Y1[4]			
DATA[3]	Cr0[3]		Y0[3]		Cb0[3]		Y1[3]			
DATA[2]	Cr0[2]		Y0[2]		Cb0[2]		Y1[2]			
DATA[1]	Cr0[1]		Y0[1]		Cb0[1]		Y1[1]			
DATA[0]	Cr0[0]		Y0[0]		Cb0[0]		Y1[0]			



SLDS123A - MARCH 2000 - REVISED JUNE 2000

				FMT[3:2] = 10						
Color space				YCı	Cb					
Pixel format				4:2	2:2					
	•			FMT[1:0] = 10						
Scan				Progre	essive					
Sync		HSYNC, VSYNC and BLANK								
DATA[11:0]	ОH									
DATA[11]										
DATA[10]										
DATA[9]										
DATA[8]										
DATA[7]	Cb0[7]	Y0[7]	Cr0[7]	Y1[7]	Cb2[7]	Y2[7]	Cr2[7]	Y3[7]		
DATA[6]	Cb0[6]	Y0[6]	Cr0[6]	Y1[6]	Cb2[6]	Y2[6]	Cr2[6]	Y3[6]		
DATA[5]	Cb0[5]	Y0[5]	Cr0[5]	Y1[5]	Cb2[5]	Y2[5]	Cr2[5]	Y3[5]		
DATA[4]	Cb0[4]	Y0[4]	Cr0[4]	Y1[4]	Cb2[4]	Y2[4]	Cr2[4]	Y3[4]		
DATA[3]	Cb0[3]	Y0[3]	Cr0[3]	Y1[3]	Cb2[3]	Y2[3]	Cr2[3]	Y3[3]		
DATA[2]	Cb0[2]	Y0[2]	Cr0[2]	Y1[2]	Cb2[2]	Y2[2]	Cr2[2]	Y3[2]		
DATA[1]	Cb0[1]	Y0[1]	Cr0[1]	Y1[1]	Cb2[1]	Y2[1]	Cr2[1]	Y3[1]		
DATA[0]	Cb0[0]	Y0[0]	Cr0[0]	Y1[0]	Cb2[0]	Y2[0]	Cr2[0]	Y3[0]		
				FMT[1:0] = 11						
Scan				Progre	essive					
Sync				HSYNC, VSYN	IC and BLANK					
DATA[11:0]	0H	0L	1H	1L	2H	2L	3H	3L		
DATA[11]										
DATA[10]										
DATA[9]										
DATA[8]										
DATA[7]	Cr0[7]	Y0[7]	Cb0[7]	Y1[7]	Cr2[7]	Y2[7]	Cb2[7]	Y3[7]		
DATA[6]	Cr0[6]	Y0[6]	Cb0[6]	Y1[6]	Cr2[6]	Y2[6]	Cb2[6]	Y3[6]		
DATA[5]	Cr0[5]	Y0[5]	Cb0[5]	Y1[5]	Cr2[5]	Y2[5]	Cb2[5]	Y3[5]		
DATA[4]	Cr0[4]	Y0[4]	Cb0[4]	Y1[4]	Cr2[4]	Y2[4]	Cb2[4]	Y3[4]		
DATA[3]	Cr0[3]	Y0[3]	Cb0[3]	Y1[3]	Cr2[3]	Y2[3]	Cb2[3]	Y3[3]		
DATA[2]	Cr0[2]	Y0[2]	Cb0[2]	Y1[2]	Cr2[2]	Y2[2]	Cb2[2]	Y3[2]		
DATA[1]	Cr0[1]	Y0[1]	Cb0[1]	Y1[1]	Cr2[1]	Y2[1]	Cb2[1]	Y3[1]		
DATA[0]	Cr0[0]	Y0[0]	Cb0[0]	Y1[0]	Cr2[0]	Y2[0]	Cb2[0]	Y3[0]		



SLDS123A - MARCH 2000 - REVISED JUNE 2000

digital input video data and sync format (continued)

				FMT[3:2] = 1	1						
Color space				Y	CrCb						
Pixel format				4	:2:2						
				FMT[1:0] = 00)						
Scan		Interlaced									
Sync	F, V and H bits in the SAV and EAV codes are embedded in the video stream										
DATA[11:0]	0H	0L	1H	1L	2H	2L	3H	3L			
DATA[11]											
DATA[10]											
DATA[9]											
DATA[8]											
DATA[7]	Cb0[7]		Y0[7]		Cr0[7]		Y1[7]				
DATA[6]	Cb0[6]		Y0[6]		Cr0[6]		Y1[6]				
DATA[5]	Cb0[5]		Y0[5]		Cr0[5]		Y1[5]				
DATA[4]	Cb0[4]		Y0[4]		Cr0[4]		Y1[4]				
DATA[3]	Cb0[3]		Y0[3]		Cr0[3]		Y1[3]				
DATA[2]	Cb0[2]		Y0[2]		Cr0[2]		Y1[2]				
DATA[1]	Cb0[1]		Y0[1]		Cr0[1]		Y1[1]				
DATA[0]	Cb0[0]		Y0[0]		Cr0[0]		Y1[0]				
				FMT[1:0] = 01							
Scan				Inte	rlaced						
Sync		F, V ar	nd H bits in the S	AV and EAV c	odes are embedde	ed in the video	stream				
DATA[11:0]	0H	0L	1H	1L	2H	2L	3H	3L			
DATA[11]											
DATA[10]											
DATA[9]											
DATA[8]											
DATA[7]	Cr0[7]		Y0[7]		Cb0[7]		Y1[7]				
DATA[6]	Cr0[6]		Y0[6]		Cb0[6]		Y1[6]				
DATA[5]	Cr0[5]		Y0[5]		Cb0[5]		Y1[5]				
DATA[4]	Cr0[4]		Y0[4]		Cb0[4]		Y1[4]				
DATA[3]	Cr0[3]		Y0[3]		Cb0[3]		Y1[3]				
DATA[2]	Cr0[2]		Y0[2]		Cb0[2]		Y1[2]				
DATA[1]	Cr0[1]		Y0[1]		Cb0[1]		Y1[1]				
DATA[0]	Cr0[0]		Y0[0]		Cb0[0]		Y1[0]				
			FMT	[1:0] = 10 Res	erved		•				
			FMT	[1:0] = 11 Res	erved						



SLDS123A - MARCH 2000 - REVISED JUNE 2000

7	6	5	4	3	2	1	0
				CKINDS	SK[3:0]		RSVD
CKINDSK	[3:0]	CLKIN deske	ew control				-
	0000 -	8 T					
	0001 –	7 T					
	0010 –	6 T					
	0011 –	5 T					
	0100 –	4 T					
	0101 –	3 T					
	0110 –	2 T					
	0111 —	Т					
	1000(*) No Skew					
	1001 T						
	1010 2	Т					
	1011 3	Т					
	1100 4	Т					
	1101 5	Т					
	1110 6	Т					
	1111 7	Т					
Where	T = approx	kimately 100 p	S.				
VIDOUT_CTRL	Subad	dress = 3C		Defau	ult = 0x00		

VIDOUT_CIRE	Subadui	Subaddiess = 50		Delaut = 0x00			
7	6	5	4	3	2	1	0
				VIDOUT[3:0]			

VIDOUT[3:0] Video output mode

register description (continued)

0000(*) DVI 0001–1110 Reserved 1111 Power down

I²C interface continues to be active in power down modes.



SLDS123A - MARCH 2000 - REVISED JUNE 2000

register description (continued)

SYNC_CTRL0 Subaddress = 3D Default = 0x03			t = 0x03					
7		6	5	4	3	2	1	0
RSVD	R	SVD	RSVD	HS_COM	VSEN	HSEN	TYSEN	THSEN
HSEN [DVI HSYI 0 1(*)	HSYNC	c is transmitte	d as 0 d as received t	from the video	port		
VSEN [DVI VSYNC enable 0 VSYNC is transmitted as 0 1(*) VSYNC is transmitted as received from the video port 							
ISEN I	HS enabl 0(*) 1	HS is ir	n inactive state puts digital ho	e (LOW) prizontal/compo	osite sync			
/SEN \	VS enable 0(*) 1	VS is ir	n inactive state puts digital ve					
HS_COM H	HS functio 0(*) 1	HS out	t puts horizonta puts composit					
CON_STATU	JS	Subaddr	ess = 3E	Read Only				
7		6	5 RSVD	4 RSVD	3 RSVD	2 RSVD	1 HPCON	0 RXCON
RXCON HPCON	1 DVI receiver is connected							
INT_STATU	S	Subaddr	ess = 3F	Read Only				
7		6	5	4	3	2	1	0
							HPEVNT	RXEVNT
XEVNT	0 1		N bit has not o N bit has char					
IPEVNT	0 1		N bit has not o N bit has char	-				
To cle	ar a bit, v	vrite 1 to	the bit to clea	ar. Writing 0 wil	I not change th	ne bit status.		
INT_ENABLE Subaddress = 40 Default = 0x00								
7		6	5	4	3	2	1	0
							hpen	rxen
RXEN								
	1		IT interrupt an	ablad				
IPEN	1 0(*)		NT interrupt er					



SLDS123A - MARCH 2000 - REVISED JUNE 2000

1

1

1

1

1

1

GP_CTRL	Subaddress = 41		Default = 0x80				
7	6	5	4	3	2	1	0
GIO1_EN	Reserved	GP1_IN	GP0_IN	GP1_OE	GP0_OE	GP1_OUT	GP0_OUT

GP0_OUT General-purpose output bit. The state of this bit shows on GPIO0 terminal if GP0_OE is set to 1. Otherwise, GPIO0 terminal goes to a high impedance state.

- GPIO0 terminal outputs LOW 0(*)
 - GPIO0 terminal outputs HIGH
- GP1_OUT General-purpose output bit. The state of this bit shows on GPIO1 terminal if GP1_OE is set to 1. Otherwise, GPIO1 terminal goes to a high impedance state.
 - **GPIO1** terminal outputs LOW 0(*)
 - **GPIO1** terminal outputs HIGH
- GP0 OE General-purpose bit output enable.
 - GPIO0 output goes to a high impedance state. 0(*)
 - GPIO0 output is enabled
- GP1_OE General-purpose bit output enable.
 - GPIO1 output goes to a high impedance state. 0(*)
 - GPIO1 output is enabled
- General-purpose input bit. This bit shows the state of GPIO0 terminal. GP0_IN
 - GPIO0 terminal is LOW 0(*)
 - **GPIO0** terminal is HIGH
- GP0 IN General-purpose input bit. This bit shows the state of GPIO1 terminal.
 - **GPIO1** terminal is LOW 0(*)
 - **GPIO1** terminal is HIGH
- GIO1_EN .GPIO1 terminal enable
 - HC/CS/GPIO1 outputs Horizontal or composite sync 0(*) 1
 - HC/CS/GPIO1 is used as the second general-purpose I/O terminal.

GIO1_EN	GP1_OUT	GP1_OE	HS_COM	HSEN	VSEN	Terminal 45
0	Х	Х	0	0	Х	LOW
0	Х	Х	1	0	0	LOW
0	Х	Х	1	0	1	VS
0	Х	Х	1	1	0	HS
0	Х	Х	1	1	1	CS
1	0	0	Х	Х	Х	3-state
1	0	1	Х	Х	Х	LOW
1	1	0	Х	Х	Х	3-state
1	1	1	Х	Х	Х	HIGH



SLDS123A - MARCH 2000 - REVISED JUNE 2000

PowerPAD[™] 64TQFP package

The TFP420 is packaged in TI's thermally enhanced PowerPAD[™] 64TQFP packaging. The PowerPAD[™] package is a 10 mm x 10 mm x 1.4mm TQFP outline with 0.5mm lead-pitch. The PowerPAD[™] package has a specially designed die mount pad that offers improved thermal capability over typical TQFP packages of the same outline. The TI 64TQFP PowerPAD[™] package offers a backside solder plane that connects directly to the die mount pad for enhanced thermal conduction. The system designer has the option to solder this backside plane to a thermal/ ground plane on the PCB. Since the die pad is electrically connected to the TFP420 chip substrate and hence ground, the backside PowerPAD[™] connection to a PCB ground plane can improve ground bounce and power supply noise.

The connection of the PowerPAD[™] to a PCB thermal/ground plane is optional.

The following table outlines the thermal properties of the TI 64-TQFP PowerPAD[™] package. The 64-TQFP non-PowerPAD[™] package is included only for reference.

PARAMETER	WITHOUT PowerPAD™	PowerPAD™ NOT CONNECTED TO PCB THERMAL PLANE	PowerPAD™ CONNECTED TO PCB THERMAL PLANE [†]
Theta–JA ^{†‡}	45°C/W	27.3°C/W	17.3°C/W
Theta–JC ^{†‡}	3.11°C/W	0.12°C/W	0.12°C/W
Maximum power dissipation ^{†‡§}	1.6 W	2.7 W	4.3 W
Maximum TFP6422 pixel rate	TBD	TBD	TBD

TI 64-TQFP (10 \times 10 \times 1.4 mm)/0.5 mm lead-pitch

[†] Specified with 2 oz. Cu PCB plating.

‡ Airflow is at 0 LFM (no airflow)

§ Measured at ambient temperature, $T_A = 70^{\circ}C$.




SLDS123A - MARCH 2000 - REVISED JUNE 2000

MECHANICAL DATA

PAP (S-PQFP-G64)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated