# ERRATA TO THE TSB21LV03A DATA SHEET FOR SN104923PM DEVICE

(TEXAS INSTRUMENTS LITERATURE NO. SLLS278, NOVEMBER 1997)

This document contains corrections and additions to information in the TSB21LV03A data sheet (TI Literature Number SLLS278, November 1997) and is applicable to the SN104923PM device (symbolized TSB21LV03B).

## **Application notes:**

a. If in a network of 10 hops or more a topology uses S200 speed packets, data packet errors and spurious bus resets may occur (resets not initiated by hot plugs, or software). This is assuming that all nodes in the topology are TSB21LV03B devices. This problem may never be seen if the combination of Link and Phy that is transmitting has a data prefix that is longer than 350 ns. Conversely, this problem may be seen with fewer hops if the combination of Link and Phy has a data prefix that is shorter than 350 ns.

### Workaround:

Topologies must either:

Be configured with 10 hops or fewer, or

Only use S100 speed packets

b. Isochronous data are randomly lost when the TSB21LV03B is the root node and is connected to the TSB11LV01PT through a repeater node. Such a problem does not occur when the TSB21LV03B is not the root node in the network or if there is no repeater node between the TSB21LV03B and the TSB11LV01PT.

#### Workaround:

Topologies must either:

Be connected directly between TSB21LV03B and TSB11LV01PT with no repeater in between, or

Not set the TSB21LV03B as the root node

- c. The SUBACTION\_GAP on the TSB21LV03B occurs 40 ns prior to the SUBACTION\_GAP specified in the 1394-1995 STD. This will not cause a problem in real life applications. The PHY in the network will start to arbitrate for the bus during a fairness interval after a SUBACTION\_GAP and ARB\_DELAY time. The SUBACTION\_GAP plus ARB\_DELAY time will always be larger than the SUBACTION\_GAP of 1394-1995 PHY. This will guarantee that all nodes in the network will detect a SUBACTION\_GAP.
- d. The TSB21LV03B will detect ARB\_RESET\_GAP delayed 20 ns to 1200 ns than the time specified 1394-1995 STD. The delay is dependent on the gap count values, and does not occur when the gap count is 1. TSB21LV03B starts to arbitrate for the bus after ARB\_RESET\_GAP and ARB\_DELAY time at the end of the fairness interval. The TSB21LV03B delays the arbitration for the bus by 80 ns more than specified in the 1394-1995 STD. This will not cause problems in real life applications. The above timing guarantees that all the nodes will detect an ARB\_RESET\_GAP.
- e. The DATA\_END time measured is 20 ns less than the time specified in the 1394-1995 STD. This will not cause problems in real life applications.
- f. RESET\_WAIT: The delay in the RESET\_WAIT time makes the TSB21LV03B more likely to be root unless any other Phy on the bus has their root holdoff bit set. This will not cause any problems in real life applications.

g. TPBias leakage. If the TSB21LV03B PHY is powered on, connected to an active 1394-1995 PHY supplying TPBias, then powered down, the TSB21LV03B may not power up correctly when power is again applied to the device. This is caused by the TPBias from the connected node partially powering the TSB21LV03B. This only occurs if the method of resetting the TSB21LV03B is a single 0.1-µF capacitor connected from RESET to PHY GND. If the reset line is actively driven, instead of only a passive capacitor, this problem will not occur.

#### Workaround 1:

To ensure the TSB21LV03B properly powers back up when not actively driving the  $\overline{\text{RESET}}$  terminal, the schematic with the TSB21LV03B should include an approximately 110-k $\Omega$  resistor connected from the  $\overline{\text{RESET}}$  terminal to PHY GND. This resistor will be in parallel with the recommended 0.1- $\mu$ F capacitor.

### Workaround 2:

If the boards are designed with the capability of powering the PHY from bus power, and if bus power supply will always be provided in the system, this will keep the PHYs powered at all times and the leakage problem will not occur.

h. When the SN104923PM (Symbolized TSB21LV03B) is used in extreme conditions (High Temperature and low voltage 70°C, 2.7 V) could cause occasional isochronous failure.

#### Workaround:

This failure does not occur in temperatures from 0°C to 70°C if the Voltage supply is between 2.9 V to 3.6 V. The SN104923PM will work from 2.7 V to 3.6 V if the device is used between 0°C and 60°C



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated