

October 2000 Revised October 2000

74LCXR2245

Low Voltage Bidirectional Transceiver with 5V Tolerant Inputs and Outputs and 26Ω Series Resistors on Both A and B Ports

General Description

The LCXR2245 contains eight non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is designed for low voltage (2.5V and 3.3V) V_{CC} applications with capability of interfacing to a 5V signal environment. The T/\overline{R} input determines the direction of data flow through the device. The \overline{OE} input disables both the A and B ports by placing them in a high impedance state. The 26Ω series resistor helps reduce output overshoot and undershoot.

The LCXR2245 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

Features

- 5V tolerant inputs and outputs
- 2.3V-3.6V V_{CC} specifications provided
- 8.0 ns t_{PD} max ($V_{CC} = 3.3V$), 10 μ A I_{CC} max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- \pm 12 mA output drive ($V_{CC} = 3.0V$)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- \blacksquare Equivalent 26 Ω series resistor on all outputs
- ESD performance:

Human body model > 2000V

Machine model > 200V


Note 1: To ensure the high-impedance state during power up or down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74LCXR2245WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LCXR2245SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LCXR2245MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74LCXR2245MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Pin Descriptions

Pin Names	Description
ŌĒ	Output Enable Input
T/R	Transmit/Receive Input
A ₀ -A ₇ B ₀ -B ₇	Side A Inputs or 3-STATE Outputs
B ₀ -B ₇	Side B Inputs or 3-STATE Outputs

Connection Diagram




Truth Table

Inputs		2 11 11	
ŌĒ	T/R	Outputs	
L	L	Bus B ₀ – B ₇ Data to Bus A ₀ – A ₇	
L	Н	Bus A ₀ – A ₇ Data to Bus B ₀ – B ₇	
Н	Х	HIGH Z State on $A_0 - A_7$, $B_0 - B_7$ (Note 2)	

- H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance

Note 2: Unused bus terminals during HIGH Z State must be held HIGH or LOW.

Logic Diagram



Absolute Maximum Ratings(Note 3)						
Symbol	Parameter	Value	Conditions	Units		
V _{CC}	Supply Voltage	-0.5 to +7.0		V		
VI	DC Input Voltage	-0.5 to +7.0		V		
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V		
		-0.5 to $V_{CC} + 0.5$	Output in HIGH or LOW State (Note 4)	V		
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA		
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA		
		+50	V _O > V _{CC}	IIIA		
Io	DC Output Source/Sink Current	±50		mA		
I _{CC}	DC Supply Current per Supply Pin	±100		mA		
I _{GND}	DC Ground Current per Ground Pin	±100		mA		
Тото	Storage Temperature	-65 to +150		°C.		

Recommended Operating Conditions (Note 5)

Symbol	Parameter			Max	Units
V _{CC}	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
VI	Input Voltage		0	5.5	V
V _O	Output Voltage	HIGH or LOW State	0	V _{CC}	V
		3-STATE	0	5.5	V
I _{OH} /I _{OL}	Output Current	$V_{CC} = 3.0V - 3.6V$		±12	
		$V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±8	mA
		$V_{CC} = 2.3V - 2.7V$		±4	
T _A	Free-Air Operating Temperature		-40	85	°C
Δt/ΔV	Input Edge Rate, $V_{IN} = 0.8V - 2.0V$, $V_{CC} = 3.0V$		0	10	ns/V

Note 3: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 4: I_O Absolute Maximum Rating must be observed.

Note 5: Unused inputs or I/O pins must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units
Symbol		Conditions	(V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 – 3.6	2.0		7 °
V _{IL}	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 - 3.6		0.8	T *
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 - 3.6	V _{CC} – 0.2		
		$I_{OH} = -4 \text{ mA}$	2.3	1.8		
		$I_{OH} = -4 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -6 \text{ mA}$	3.0	2.4		T *
		$I_{OH} = -8 \text{ mA}$	2.7	2.0		1
		$I_{OH} = -12 \text{ mA}$	3.0	2.0		1
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.3 – 3.6		0.2	
		I _{OL} = 4 mA	2.3		0.6	1
		I _{OL} = 4 mA	2.7		0.4	V
		I _{OL} = 6 mA	3.0		0.55	7 °
		I _{OL} = 8 mA	2.7		0.6	1
		I _{OL} = 12 mA	3.0		0.8	1
l _l	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μΑ
l _{oz}	3-STATE I/O Leakage	$0 \le V_O \le 5.5V$ $V_I = V_{IH} \text{ or } V_{IL}$	2.3 – 3.6		±5.0	μА

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	
Cyllibol	r arameter	Conditions	(V)	Min	Max	Oilles	
I _{OFF}	Power-Off Leakage Current	V_I or $V_O = 5.5V$	0		10	μΑ	
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		10	цΑ	
		3.6V ≤ V _I , V _O ≤ 5.5V (Note 6)	2.3 – 3.6		±10	μΛ	
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 - 3.6		500	μΑ	

Note 6: Outputs disabled or 3-STATE only.

AC Electrical Characteristics

		$T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, R_L = 500\Omega$						
0	Parameter	V _{CC} = 3.3	3V ± 0.3V	\pm 0.3V $V_{CC} = 2$		$\textrm{V}_{\textrm{CC}}=\textrm{2.5V}\pm\textrm{0.2V}$		Units
Symbol	Farameter	C _L = 50 pF		C _L = 50 pF		C _L = 30 pF		Units
		Min	Max	Min	Max	Min	Max	Ī
t _{PHL}	Propagation Delay	1.5	8.0	1.5	9.0	1.5	9.6	ns
t _{PLH}	A_n to B_n or B_n to A_n	1.5	8.0	1.5	9.0	1.5	9.6	115
t _{PZL}	Output Enable Time	1.5	9.5	1.5	10.5	1.5	11.0	200
t_{PZH}		1.5	9.5	1.5	10.5	1.5	11.0	ns
t _{PLZ}	Output Disable Time	1.5	7.5	1.5	8.5	1.5	9.0	ns
t_{PHZ}		1.5	7.5	1.5	8.5	1.5	9.0	115
toshl	Output to Output Skew		1.0					ns
toslh	(Note 7)		1.0					115

Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	v _{cc}	$T_A = 25^{\circ}C$	Units
C,		Containone	(V)	Typical	•
V _{OLP}	Quiet Output Dynamic Peak V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3V, V_{IL} = 0V$	3.3	0.5	V
		$C_L = 30$ pF, $V_{IH} = 2.5$ V, $V_{IL} = 0$ V	2.5	0.4	V
V _{OLV}	Quiet Output Dynamic Valley V _{OL}	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.5	V
		$C_L = 30$ pF, $V_{IH} = 2.5$ V, $V_{IL} = 0$ V	2.5	0.4	V

Capacitance

Symbol	Parameter	Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C _{I/O}	Input/Output Capacitance	$V_{CC} = 3.3V$, $V_I = 0V$ or V_{CC}	8	pF
C _{PD}	Power Dissipation Capacitance	$V_{CC} = 3.3V$, $V_{I} = 0V$ or V_{CC} , $f = 10$ MHz	25	pF

AC LOADING and WAVEFORMS Generic for LCX Family






FIGURE 1. AC Test Circuit (C_L includes probe and jig capacitance)


Test	Switch
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3V$ V_{CC} x 2 at $V_{CC} = 2.5 \pm 0.2V$
t_{PZH}, t_{PHZ}	GND




Waveform for Inverting and Non-Inverting Functions




3-STATE Output High Enable and Disable Times for Logic



Propagation Delay. Pulse Width and t_{rec} Waveforms



Setup Time, Hold Time and Recovery Time for Logic



3-STATE Output Low Enable and Disable Times for Logic







FIGURE 2. Waveforms (Input Characteristics; f =1MHz, $t_R = t_F = 3ns$)


Symbol	V _{cc}				
- Cymbon	3.3V ± 0.3V	2.7V	$2.5V \pm 0.2V$		
V _{mi}	1.5V	1.5V	V _{CC} /2		
V_{mo}	1.5V	1.5V	V _{CC} /2		
V _x	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V		
V_y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V		






20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B





20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide Package Number MSA20

Resistors on Both A and B Ports



20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.