

January 1996

ACS573MS

Radiation Hardened Octal Three-State Transparent Latch

2/ 3

⊐≿

2

10

D0 🗖 ⊐≿

D1 🗖

D7 🗖 ⊐≿ 9

20

19

18

17

16

15

14

13

12

11

⊐X— vcc

_____Q0

____Q1

____Q3

∠∑____Q4

____Q5

2**7** 66

2∕⊂___Q7


Features Pinouts Devices QML Qualified in Accordance with MIL-PRF-38535 20 LEAD CERAMIC DUAL-IN-LINE MIL-STD-1835 DESIGNATOR. Detailed Electrical and Screening Requirements are Contained in CDIP2-T20, LEAD FINISH C SMD# 5962-96724 and Intersil's QM Plan TOP VIEW 1.25 Micron Radiation Hardened SOS CMOS 20 VCC OE 1 • Single Event Upset (SEU) Immunity: <1 x 10⁻¹⁰ Errors/Bit/Dav D0 2 19 Q0 D1 3 18 Q1 (Typ) D2 4 17 Q2 16 Q3 D3 5 D4 6 15 Q4 14 Q5 D5 7 • Latch-Up Free Under Any Conditions D6 8 13 Q6 Military Temperature Range-55°C to +125°C D7 9 12 Q7 Significant Power Reduction Compared to ALSTTL Logic GND 10 11 LE DC Operating Voltage Range 4.5V to 5.5V Input Logic Levels - VIL = 30% of VCC Max - VIH = 70% of VCC Min **20 LEAD CERAMIC FLATPACK** MIL-STD-1835 DESIGNATOR, Input Current ≤ 1µA at VOL, VOH CDFP4-F20, LEAD FINISH C • Fast Propagation Delay 17ns (Max), 12ns (Typ) TOP VIEW

Description

The Intersil ACS573MS is a Radiation Hardened Octal Transparent Latch with an active low output enable. The outputs are transparent to the inputs when the latch enable (\overline{LE}) is High. When the latch goes low the data is latched. The output enable controls the three-state outputs. When the output enable pins (\overline{OE}) are high the output is in a high impedance state. The latch operation is independent of the state of output enable.


The ACS573MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of a radiation hardened, high-speed, CMOS/SOS Logic family.

The ACS573MS is supplied in a 20 lead Ceramic Flatpack (K suffix) or a



Ordering Information

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 | Copyright © Intersil Corporation 1999



NOTE: L = Low Logic Level, H = High Logic Level, X = Don't Care, Z = High Impedance, I = Low Voltage Level Prior to High-to-Low Latch Enable Transition, h = High Voltage Level Prior to High-to-Low Latch Enable Transition.

Die Characteristics

DIE DIMENSIONS:

102 mils x 102 mils 2,600mm x 2,600mm

METALLIZATION:

Type: AlSi Metal 1 Thickness: 7.125kÅ ±1.125kÅ Metal 2 Thickness: 9kÅ ±1kÅ

GLASSIVATION:

Type: SiO₂ Thickness: 8kÅ ±1kÅ

WORST CASE CURRENT DENSITY:

 $<2.0 \text{ x} 10^5 \text{ A/cm}^2$


BOND PAD SIZE:

> 4.3 mils x 4.3 mils

> 110µm x 110µm

Metallization Mask Layout





All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (321) 724-7000 FAX: (321) 724-7240

EUROPE

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

ASIA

Intersil (Taiwan) Ltd. Taiwan Limited 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029 This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.