
## Surface Mount SOIC Resistor Networks



#### **SOIC Series**

- · Tested for COTS applications
- · Both narrow and wide body versions available
- Standard JEDEC 8, 14, 16, and 20 pin packages
- Ultra-stable TaNSil® resistors on silicon substrates
- · Standard Sn/Pb and Pb-free terminations available



IRC's TaNSil® SOIC resistor networks are the perfect solution for high volume applications that demand a small wiring board footprint. The .050" lead spacing provides higher lead density, increased component count, lower resistor cost, and high reliability.

The tantalum nitride film system on silicon provides precision tolerance, exceptional TCR tracking, low cost and miniature package. Excellent performance in harsh, humid environments is a trademark of IRC's self-passivating TaNSil® resistor film.

The SOIC series is ideally suited for the latest surface mount assembly techniques and each lead can be 100% visually inspected. The compliant gull wing leads relieve thermal expansion and contraction stresses created by soldering and temperature excursions.

For applications requiring high performance resistor networks in a low cost, surface mount package, specify IRC SOIC resistor networks.


### **Electrical Data**

Resistance Range	10 – 250ΚΩ	
Absolute Tolerance	To ±0.1%	
Ratio Tolerance to R1	To ±0.05%	
Absolute TCR	To ±25ppm/°C	
Tracking TCR	To ±5ppm/°C	
Element Power Rating @ 70°C Isolated Schematic Bussed Schematic	100mW 50mW	
Power Rating @ 70°C SOIC-N Package	8-Pin 14-Pin 16-Pin	700mW
Power Rating @ 70°C SOIC-W Package	16-Pin 20-Pin	
Rated Operating Voltage (not to exceed √Power X Resistance)	100 Volts	
Operating Temperature	-55°C to ±125°C	
Noise	<-30dB	

#### **Environmental Data**

Test Per MIL-PRF-83401	Typical Delta R	Max Delta R
Thermal Shock	±0.02%	±0.1%
Power Conditioning	±0.03%	±0.1%
High Temperature Exposure	±0.03%	±0.05%
Short-time Overload	±0.02%	±0.05%
Low Temperature Storage	±0.03%	±0.05%
Life	±0.05%	±0.1%







# Surface Mount SOIC Resistor Networks





