- Organization TM893CBK32...8388608 × 32 Bit
- Single 5-V Power Supply (±10% Tolerance)
- 72-Pin, Leadless Single In-Line Memory Module (SIMM) for Use With Sockets
- TM893CBK32 Utilizes Sixteen 16-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period
 32 ms (2048 Cycles)
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Output
- Common CAS Control for Eight Common Data-In and Data-Out Lines in Four Blocks
- Enhanced Page-Mode Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh

- Presence Detect
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR
	t _{RAC}	tAA	tCAC	WRITE
				CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'893CBK32-60	60 ns	30 ns	15 ns	110 ns
'893CBK32-70	70 ns	35 ns	18 ns	130 ns
'893CBK32-80	80 ns	40 ns	20 ns	150 ns

- Low Power Dissipation
- Operating Free-Air-Temperature Range 0°C to 70°C
- Gold-Tabbed Versions Available:[†] TM893CBK32
- Tin-Lead (Solder) Tabbed Versions Available: TM893CBK32S

description

The TM893CBK32 is a 32-megabyte, dynamic random-access memory organized as four times 8388608×8 bits in a 72-pin, leadless single in-line memory module (SIMM). The SIMM is composed of 16 TMS417400DJ, 4194304×4 -bit dynamic RAMs, each in 24/26-lead plastic small-outline J-lead (SOJ) packages mounted on a substrate with decoupling capacitors. The TMS417400DJ is described in the TMS417400 data sheet. The TM893CBK32 SIMM is available in the double-sided BK leadless module for use with sockets.

operation

The TM893CBK32 operates as sixteen TMS417400DJs connected as shown in the functional block diagram and Table 1. The common I/O feature dictates the use of early-write cycles to prevent contention on D and Q.

refresh

The refresh period is extended to 32 ms, and during this period each of the 2048 rows must be strobed with \overline{RAS} to retain data. To conserve power, \overline{CAS} can remain high during the refresh sequence.


power up

To achieve proper operation, an initial pause of 200 μ s followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.


[†]Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.



BK SINGLE-IN-LINE PACKAGE (TOP VIEW)



TM893CBK32 (SIDE VIEW)



PIN NOMENCLATURE A0-A10 Address Inputs CAS0-CAS3 Column-Address Strobe DQ0-DQ31 Data In/Data Out NC No Connection PD1-PD4 Presence Detects RAS0-RAS3 Row-Address Strobe 5-V Supply **VCC** Vss W Ground

Write Enable

PRESENCE DETECT									
SIGNAL (PI	PD1 PD2 (67) (68)		PD3 (69)	PD4 (70)					
	80 ns	NC	VSS	NC	Vss				
TM893CBK32	70 ns	NC	VSS	VSS	NC				
	60 ns	NC	VSS	NC	NC				

Table 1. Connection Table

DATA BLOCK	RA	Sx	CAC
DATA BLOCK	SIDE 1 SIDE 2		CASx
DQ0-DQ7	RAS0	RAS1	CAS0
DQ8-DQ15	RAS0	RAS1	CAS1
DQ16-DQ23	RAS2	RAS3	CAS2
DQ24-DQ31	RAS2	RAS3	CAS3

single in-line memory module and components


PC substrate: $1,27 \pm 0,1$ mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic


Contact area for TM893CBK32: Nickel plate and gold plate over copper Contact area for TM893CBK32S: Nickel plate and tin-lead over copper



functional block diagram (side 1)



functional block diagram (side 2)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on V _{CC} (see Note 1)	– 1 V to 7 V
Voltage range on any pin (see Note 1)	– 1 V to 7 V
Short-circuit output current	50 mA
Power dissipation (TM893CBK32)	16 W
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stg}	– 55°C to 125°C

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	'893BBK32-6		893BBK32-60 '893BBK32-70		'893BBK32-80		UNIT	
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
Vон	High-level output voltage	I _{OH} = - 5 mA	2.4		2.4		2.4		V	
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V	
lį	Input current (leakage)	$V_{CC} = 5.5 \text{ V}, \qquad V_I = 0 \text{ V to } 6.5 \text{ V},$ All others = 0 V to V_{CC}		±20		±20		±20	μА	
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V to V}_{CC},$		±20		± 20		± 20	μΑ	
ICC1	Read or write cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		896		816		736	mA	
loos	Standby current	V _{IH} = 2.4 V (TTL), After 1 memory cycle, RAS and CAS high		32		32		32	mA	
ICC2		V _{IH} = V _{CC} - 0.2 V (CMOS), After 1 memory cycle, RAS and CAS high		16		16		16	mA	
ICC3	Average refresh current (RAS only or CBR) (see Note 3)	VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)		1760		1600		1440	mA	
I _{CC4}	Average page current (see Note 4)	$\frac{\text{V}_{CC}}{\text{RAS}} = 5.5 \text{ V}, \qquad \frac{\text{t}_{PC}}{\text{CAS}} = \text{Minimum}, $		576		496		416	mA	

NOTES: 3. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

^{4.} Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER		'893CBK32		
	PARAINETER	MIN	MAX	UNIT	
C _{i(A)}	Input capacitance, A0-A10		80	pF	
C _{i(R)}	Input capacitance, RAS inputs		28	pF	
C _{i(C)}	Input capacitance, CAS inputs		28	pF	
C _{i(W)}	Input capacitance, $\overline{\overline{W}}$		112	pF	
C _{o(DQ)}	Output capacitance on DQ pins		14	pF	

NOTE 5: $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER		'893CBK32-60		'893CBK32-70		'893CBK32-80		
	FARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	
t _{AA}	Access time from column-address		30		35		40	ns	
tCAC	Access time from CAS low		15		18		20	ns	
tCPA	Access time from column precharge		35		40		45	ns	
tRAC	Access time from RAS low		60		70		80	ns	
tCLZ	CAS to output in the low-impedance state	0		0		0		ns	
tOH	Output disable from start of CAS high	3		3		3		ns	
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns	

NOTE 6: toff is specified when the output is no longer driven.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'893CBK32-60		'893CI	3K32-70	'893CBK32-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
t _{RC}	Cycle time, random read or write (see Note 7)	110		130		150		ns
tPC	Cycle time, page-mode read or write (see Notes 7 and 8)	40		45		50		ns
tRASP	Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns
tRAS	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
t _{CP}	Pulse duration, CAS high (precharge)	10		10		10		ns
t _{RP}	Pulse duration, RAS high (precharge)	40		50		60		ns
twp	Pulse duration, $\overline{\overline{W}}$ low	10		10		10		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
tASR	Setup time, row address before RAS low	0		0		0		ns
t _{DS}	Setup time, data before CAS low	0		0		0		ns
tRCS	Setup time, W high before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
t _{RWL}	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before (precharge) CAS low	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns

NOTES: 7. All cycles assume $t_T = 5$ ns.

^{8.} To assure tpc min, tASC should be \geq tcp.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

		'893CB	'893CBK32-60		< 32-70	'893CBK32-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
^t CAH	Hold time, column address after CAS low	10		15		15		ns
^t DH	Hold time, data after CAS and W low	10		15		15		ns
^t RAH	Hold time, row address after RAS low	10		10		10		ns
^t RCH	Hold time, W high after CAS high (see Note 9)	0		0		0		ns
^t RRH	Hold time, W high after RAS high (see Note 9)	0		0		0		ns
^t RHCP	Hold time, RAS high from CAS precharge	35		40		45		ns
^t WCH	Hold time, W low after CAS low	10		15		15		ns
^t WRH	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5		ns
^t RAD	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
^t RAL	Delay time, column address to RAS high	30		35		40		ns
tCAL	Delay time, column address to CAS high	30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
^t RPC	Delay time, RAS high to CAS low (CBR refresh only)	0		0		0		ns
^t RSH	Delay time, CAS low to RAS high	15		18		20		ns
^t REF	Refresh time interval		32		32		32	ms
t _T	Transition time	3	30	3	30	3	30	ns

NOTES: 9. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.



^{10.} The maximum value is specified only to assure access time.

TM893CBK32, TM893CBK32S 8388608 BY 32-BIT DYNAMIC RAM MODULE SMMS652A - FEBRUARY 1995 - REVISED JUNE 1995



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated