

- **Organization**  
TM893CBK32 . . . 8388608 × 32 Bit
- **Single 5-V Power Supply ( $\pm 10\%$  Tolerance)**
- **72-Pin, Leadless Single In-Line Memory Module (SIMM) for Use With Sockets**
- **TM893CBK32 – Utilizes Sixteen 16-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ) Packages**
- **Long Refresh Period**  
32 ms (2048 Cycles)
- **All Inputs, Outputs, Clocks Fully TTL Compatible**
- **3-State Output**
- **Common  $\overline{\text{CAS}}$  Control for Eight Common Data-In and Data-Out Lines in Four Blocks**
- **Enhanced Page-Mode Operation With  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  (CBR),  $\overline{\text{RAS}}$ -Only, and Hidden Refresh**

- **Presence Detect**
- **Performance Ranges:**

	ACCESS TIME $t_{\text{RAC}}$	ACCESS TIME $t_{\text{AA}}$	ACCESS TIME $t_{\text{CAC}}$	READ OR WRITE CYCLE (MIN)
	(MAX)	(MAX)	(MAX)	(MIN)
'893CBK32-60	60 ns	30 ns	15 ns	110 ns
'893CBK32-70	70 ns	35 ns	18 ns	130 ns
'893CBK32-80	80 ns	40 ns	20 ns	150 ns

- **Low Power Dissipation**
- **Operating Free-Air-Temperature Range**  
0°C to 70°C
- **Gold-Tabbed Versions Available:<sup>†</sup>**  
TM893CBK32
- **Tin-Lead (Solder) Tabbed Versions Available:**  
TM893CBK32S

## description

The TM893CBK32 is a 32-megabyte, dynamic random-access memory organized as four times 8388608 × 8 bits in a 72-pin, leadless single in-line memory module (SIMM). The SIMM is composed of 16 TMS417400DJ, 4194304 × 4-bit dynamic RAMs, each in 24/26-lead plastic small-outline J-lead (SOJ) packages mounted on a substrate with decoupling capacitors. The TMS417400DJ is described in the TMS417400 data sheet. The TM893CBK32 SIMM is available in the double-sided BK leadless module for use with sockets.

## operation

The TM893CBK32 operates as sixteen TMS417400DJs connected as shown in the functional block diagram and Table 1. The common I/O feature dictates the use of early-write cycles to prevent contention on D and Q.

## refresh

The refresh period is extended to 32 ms, and during this period each of the 2048 rows must be strobed with  $\overline{\text{RAS}}$  to retain data. To conserve power,  $\overline{\text{CAS}}$  can remain high during the refresh sequence.


## power up

To achieve proper operation, an initial pause of 200  $\mu\text{s}$  followed by a minimum of eight initialization cycles is required after full  $V_{\text{CC}}$  level is achieved. These eight initialization cycles must include at least one refresh (RAS-only or CBR) cycle.

<sup>†</sup> Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.

## SMMS652A – FEBRUARY 1995 – REVISED JUNE 1995

**TM893CBK32**  
**(SIDE VIEW)**



A0–A10	Address Inputs
$\overline{\text{CAS0}}-\overline{\text{CAS3}}$	Column-Address Strobe
DQ0–DQ31	Data In/Data Out
NC	No Connection
PD1–PD4	Presence Detects
$\overline{\text{RAS0}}-\overline{\text{RAS3}}$	Row-Address Strobe
V <sub>CC</sub>	5-V Supply
V <sub>SS</sub>	Ground
$\overline{\text{W}}$	Write Enable

SIGNAL (PIN)		PD1 (67)	PD2 (68)	PD3 (69)	PD4 (70)
TM893CBK32	80 ns	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>
	70 ns	NC	V <sub>SS</sub>	V <sub>SS</sub>	NC
	60 ns	NC	V <sub>SS</sub>	NC	NC

Table 1. Connection Table

DATA BLOCK	RASx		CASx
	SIDE 1	SIDE 2	
DQ0–DQ7	RAS0	RAS1	CAS0
DQ8–DQ15	RAS0	RAS1	CAS1
DQ16–DQ23	RAS2	RAS3	CAS2
DQ24–DQ31	RAS2	RAS3	CAS3

### single in-line memory module and components

PC substrate: 1,27 ± 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic


Contact area for TM893CBK32: Nickel plate and gold plate over copper

Contact area for TM893CBK32S: Nickel plate and tin-lead over copper


**TM893CBK32, TM893CBK32S**  
**8388608 BY 32-BIT**
**DYNAMIC RAM MODULE**

SMMS652A - FEBRUARY 1995 - REVISED JUNE 1995

functional block diagram (side 1)



functional block diagram (side 2)



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Voltage range on $V_{CC}$ (see Note 1)	– 1 V to 7 V
Voltage range on any pin (see Note 1)	– 1 V to 7 V
Short-circuit output current	50 mA
Power dissipation (TM893CBK32)	16 W
Operating free-air temperature range, $T_A$	0°C to 70°C
Storage temperature range, $T_{stg}$	– 55°C to 125°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to  $V_{SS}$ .

**recommended operating conditions**

	MIN	NOM	MAX	UNIT
$V_{CC}$ Supply voltage	4.5	5	5.5	V
$V_{IH}$ High-level input voltage	2.4		6.5	V
$V_{IL}$ Low-level input voltage (see Note 2)	– 1		0.8	V
$T_A$ Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	'893BBK32-60		'893BBK32-70		'893BBK32-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$ High-level output voltage	$I_{OH} = -5$ mA	2.4		2.4		2.4		V
$V_{OL}$ Low-level output voltage	$I_{OL} = 4.2$ mA		0.4		0.4		0.4	V
$I_I$ Input current (leakage)	$V_{CC} = 5.5$ V, $V_I = 0$ V to 6.5 V, All others = 0 V to $V_{CC}$		±20		±20		±20	µA
$I_O$ Output current (leakage)	$V_{CC} = 5.5$ V, $V_O = 0$ V to $V_{CC}$ , $\overline{CAS}$ high		±20		±20		±20	µA
$I_{CC1}$ Read or write cycle current (see Note 3)	$V_{CC} = 5.5$ V, Minimum cycle		896		816		736	mA
$I_{CC2}$ Standby current	$V_{IH} = 2.4$ V (TTL), After 1 memory cycle, $\overline{RAS}$ and $\overline{CAS}$ high		32		32		32	mA
	$V_{IH} = V_{CC} - 0.2$ V (CMOS), After 1 memory cycle, $\overline{RAS}$ and $\overline{CAS}$ high		16		16		16	mA
$I_{CC3}$ Average refresh current (RAS only or CBR) (see Note 3)	$V_{CC} = 5.5$ V, Minimum cycle, $\overline{RAS}$ cycling, $\overline{CAS}$ high (RAS only); $\overline{RAS}$ low after $\overline{CAS}$ low (CBR)		1760		1600		1440	mA
$I_{CC4}$ Average page current (see Note 4)	$V_{CC} = 5.5$ V, $t_{PC} =$ Minimum, $\overline{RAS}$ low, $\overline{CAS}$ cycling		576		496		416	mA

NOTES: 3. Measured with a maximum of one address change while  $\overline{RAS} = V_{IL}$

4. Measured with a maximum of one address change while  $\overline{CAS} = V_{IH}$

capacitance over recommended ranges of supply voltage and operating free-air temperature,  $f = 1 \text{ MHz}$  (see Note 5)

PARAMETER	'893CBK32		UNIT
	MIN	MAX	
$C_{i(A)}$ Input capacitance, A0–A10		80	pF
$C_{i(R)}$ Input capacitance, $\overline{\text{RAS}}$ inputs		28	pF
$C_{i(C)}$ Input capacitance, $\overline{\text{CAS}}$ inputs		28	pF
$C_{i(W)}$ Input capacitance, $\overline{W}$		112	pF
$C_{o(DQ)}$ Output capacitance on DQ pins		14	pF

NOTE 5:  $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$  and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	'893CBK32-60		'893CBK32-70		'893CBK32-80		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{AA}$ Access time from column-address		30		35		40	ns
$t_{CAC}$ Access time from $\overline{\text{CAS}}$ low		15		18		20	ns
$t_{CPA}$ Access time from column precharge		35		40		45	ns
$t_{RAC}$ Access time from $\overline{\text{RAS}}$ low		60		70		80	ns
$t_{CLZ}$ $\overline{\text{CAS}}$ to output in the low-impedance state	0		0		0		ns
$t_{OH}$ Output disable from start of $\overline{\text{CAS}}$ high	3		3		3		ns
$t_{OFF}$ Output disable time after $\overline{\text{CAS}}$ high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6:  $t_{OFF}$  is specified when the output is no longer driven.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

	'893CBK32-60		'893CBK32-70		'893CBK32-80		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{RC}$ Cycle time, random read or write (see Note 7)	110		130		150		ns
$t_{PC}$ Cycle time, page-mode read or write (see Notes 7 and 8)	40		45		50		ns
$t_{RASP}$ Pulse duration, page mode, $\overline{\text{RAS}}$ low	60	100 000	70	100 000	80	100 000	ns
$t_{RAS}$ Pulse duration, nonpage mode, $\overline{\text{RAS}}$ low	60	10 000	70	10 000	80	10 000	ns
$t_{CAS}$ Pulse duration, $\overline{\text{CAS}}$ low	15	10 000	18	10 000	20	10 000	ns
$t_{CP}$ Pulse duration, $\overline{\text{CAS}}$ high (precharge)	10		10		10		ns
$t_{RP}$ Pulse duration, $\overline{\text{RAS}}$ high (precharge)	40		50		60		ns
$t_{WP}$ Pulse duration, $\overline{W}$ low	10		10		10		ns
$t_{ASC}$ Setup time, column address before $\overline{\text{CAS}}$ low	0		0		0		ns
$t_{ASR}$ Setup time, row address before $\overline{\text{RAS}}$ low	0		0		0		ns
$t_{DS}$ Setup time, data before $\overline{\text{CAS}}$ low	0		0		0		ns
$t_{RCS}$ Setup time, $\overline{W}$ high before $\overline{\text{CAS}}$ low	0		0		0		ns
$t_{CWL}$ Setup time, $\overline{W}$ low before $\overline{\text{CAS}}$ high	15		18		20		ns
$t_{RWL}$ Setup time, $\overline{W}$ low before $\overline{\text{RAS}}$ high	15		18		20		ns
$t_{WCS}$ Setup time, $\overline{W}$ low before (precharge) $\overline{\text{CAS}}$ low	0		0		0		ns
$t_{WRP}$ Setup time, $\overline{W}$ high before $\overline{\text{RAS}}$ low (CBR refresh only)	10		10		10		ns

NOTES: 7. All cycles assume  $t_T = 5 \text{ ns}$ .

8. To assure  $t_{PC}$  min,  $t_{ASC}$  should be  $\geq t_{CP}$ .

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)**

		'893CBK32-60		'893CBK32-70		'893CBK32-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>CAH</sub>	Hold time, column address after $\overline{\text{CAS}}$ low	10		15		15		ns
t <sub>DH</sub>	Hold time, data after $\overline{\text{CAS}}$ and $\overline{\text{W}}$ low	10		15		15		ns
t <sub>RAH</sub>	Hold time, row address after $\overline{\text{RAS}}$ low	10		10		10		ns
t <sub>RCH</sub>	Hold time, $\overline{\text{W}}$ high after $\overline{\text{CAS}}$ high (see Note 9)	0		0		0		ns
t <sub>RRH</sub>	Hold time, $\overline{\text{W}}$ high after $\overline{\text{RAS}}$ high (see Note 9)	0		0		0		ns
t <sub>RHCP</sub>	Hold time, $\overline{\text{RAS}}$ high from $\overline{\text{CAS}}$ precharge	35		40		45		ns
t <sub>WCH</sub>	Hold time, $\overline{\text{W}}$ low after $\overline{\text{CAS}}$ low	10		15		15		ns
t <sub>WRH</sub>	Hold time, $\overline{\text{W}}$ high after $\overline{\text{RAS}}$ low (CBR refresh only)	10		10		10		ns
t <sub>CHR</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high (CBR refresh only)	10		10		10		ns
t <sub>CRP</sub>	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	5		5		5		ns
t <sub>CSH</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	60		70		80		ns
t <sub>CSR</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low (CBR refresh only)	5		5		5		ns
t <sub>RAD</sub>	Delay time, $\overline{\text{RAS}}$ low to column address (see Note 10)	15	30	15	35	15	40	ns
t <sub>RAL</sub>	Delay time, column address to $\overline{\text{RAS}}$ high	30		35		40		ns
t <sub>CAL</sub>	Delay time, column address to $\overline{\text{CAS}}$ high	30		35		40		ns
t <sub>RCD</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (see Note 10)	20	45	20	52	20	60	ns
t <sub>RPC</sub>	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low (CBR refresh only)	0		0		0		ns
t <sub>RSR</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	15		18		20		ns
t <sub>REF</sub>	Refresh time interval		32		32		32	ms
t <sub>T</sub>	Transition time	3	30	3	30	3	30	ns

NOTES: 9. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.

10. The maximum value is specified only to assure access time.





## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.