SMMS660 - MARCH 1996

- Organization
 - TM124FBK32F ... 1 048 576 \times 32 TM248GBK32F ... 2 097 152 \times 32
- Single 5-V Power Supply (±10% Tolerance)
- 72-Pin Single In-Line Memory Module (SIMM) for Use With Socket
- TM124FBK32F Utilizes Two 16M-Bit Dynamic Random-Access Memories (DRAMs) in Plastic Small-Outline J-Lead (SOJ) Package
- TM248GBK32F Utilizes Four 16M-Bit DRAMs in Plastic SOJ Package
- Long Refresh Period
 16 ms (1024 Cycles)
- All Inputs, Outputs, Clocks Fully TTL-Compatible
- 3-State Output
- Common CAS Control for Eight Common Data-In and Data-Out Lines in Four Blocks
- Extended Data Out (EDO) Operation With CAS-Before-RAS (CBR), RAS-Only, Hidden Refresh, and Self Refresh

- Presence Detect
- JEDEC First Generation 72-Pin SIMM Pinout
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	ACCESS TIME	EDO CYCLE
	^t RAC (MAX)	^t AA (MAX)	tCAC (MAX)	^t HPC (MIN)
'124FBK32F-60	60 ns	30 ns	15 ns	25 ns
'124FBK32F-70	70 ns	35 ns	18 ns	30 ns
'124FBK32F-80	80 ns	40 ns	20 ns	35 ns
'248GBK32F-60	60 ns	30 ns	15 ns	25 ns
'248GBK32F-70	70 ns	35 ns	18 ns	30 ns
'248GBK32F-80	80 ns	40 ns	20 ns	35 ns

- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C
- Gold-Tabbed Versions Available: † TM124FBK32F TM248GBK32F
- Tin-Lead Solder-Tabbed Versions Available: TM124FBK32U TM248GBK32U

description

TM124FBK32F

The TM124FBK32F is a 4M-byte DRAM organized as four times $1\,048\,576\times8$ in a 72-pin SIMM. The SIMM is composed of two TMS418169DZ 1 048 576×16 -bit DRAMs, each in a 42-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418169DZ is described in the TMS418169 data sheet (literature number SMKS886). The TM124FBK32F SIMM is available in the single-sided BK-leadless module for use with sockets.

TM248GBK32F

The TM248GBK32F is an 8M-byte DRAM organized as four times 2 097 152 \times 8 in a 72-pin SIMM. The SIMM is composed of four TMS418169DZ 1 048 576 \times 16-bit DRAMs, each in a 42-lead plastic SOJ package mounted on a substrate with decoupling capacitors. The TMS418169DZ is described in the TMS418169 data sheet (literature number SMKS886). The TM248GBK32F SIMM is available in the double-sided BK-leadless module for use with sockets.

operation

The TM124FBK32F operates as two TMS418169DZs connected as shown in the functional block diagram and in Table 1. The TM248GBK32F operates as four TMS418169DZs connected as shown in the functional block diagram and in Table 1. The common I/O feature dictates the use of early-write cycles to prevent contention on D and Q.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

†Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.








Table 1. Connection Table

DATA BLOCK	RA	.Sx	040-
DATA BLOCK	SIDE 1	SIDE 2 [†]	CASx
DQ0-DQ7	RAS0	RAS1	CAS0
DQ8-DQ15	RAS0	RAS1	CAS1
DQ16-DQ23	RAS2	RAS3	CAS2
DQ24-DQ31	RAS2	RAS3	CAS3


[†] Side 2 applies to the TM248GBK32F and the TM248GBK32U.

single in-line memory module and components


PC substrate: $1,27 \pm 0,1$ mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage Bypass capacitors: Multilayer ceramic

Contact area for TM124FBK32F and TM248GBK32F: Nickel plate and gold plate over copper Contact area for TM124FBK32U and TM248GBK32U: Nickel plate and tin/lead over copper

functional block diagram (TM124FBK32F and TM248GBK32F, side 1)



functional block diagram (TM248GBK32F, side 2)



TM124FBK32F, TM124FBK32U 1048576 BY 32-BIT DYNAMIC RAM MODULE TM248GBK32F, TM248GBK32U 2097152 BY 32-BIT DYNAMIC RAM MODULE

SMMS660 - MARCH 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage	nge, V _{CC} (see Note 1) – 1 V to	7 V
Voltage range	any pin (see Note 1) – 1 V to	7 V
Short-circuit o	ut current	mΑ
Power dissipa	: TM124FBK32F, TM124FBK32U 2	W
•	TM248GBK32F, TM248GBK32U 4	W
Operating free	temperature range, T _A 0°C to 70°C to	ე∘C
Storage tempor	ure range, T _{stg} – 55°C to 125	5°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	DADAMETED		'124FBK	32F-60	'124FBK3	2F-70	'124FBK3	LINUT	
	PARAMETER	TEST CONDITIONS‡	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I _{OH} = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	$I_{OL} = 4.2 \text{ mA}$		0.4		0.4		0.4	V
lį	Input current (leakage)	$V_{CC} = 5.5 \text{ V}, V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to V_{CC}		± 10		± 10		± 10	μА
IO	Output current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_{O} = 0 \text{ V to V}_{CC},$ \overline{CAS} high		± 10		± 10		± 10	μА
I _{CC1}	Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		380		360		340	mA
laga	Standby current	V _{IH} = 2.4 V (TTL), <u>After</u> one <u>memory</u> cycle, RAS and <u>CAS</u> high		4		4		4	mA
ICC2	Standby current	V _{IH} = V _{CC} - 0.2 V (CMOS), After one memory cycle, RAS and CAS high		2		2		2	mA
I _{CC3}	Average refresh current (RAS only or CBR) (see Note 3)	V _{CC} = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)		380		360		340	mA
ICC4	Average EDO current (see Note 4)	$\frac{\text{V}_{CC}}{\text{RAS}} = 5.5 \text{ V}, \frac{\text{t}_{HPC}}{\text{CAS}} = \text{MIN},$		200		180		160	mA

[‡] For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.



NOTE 1: All voltage values are with respect to VSS.

NOTES: 3. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

^{4.} Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$

SMMS660 - MARCH 1996

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

	DADAMETED		'248GBK32F-60		'248GBK32F-70		'248GBK32F-80		UNIT
	PARAMETER	TEST CONDITIONS [†]	MIN	MAX	MIN	MAX	MIN	MAX	UNII
VOH	High-level output voltage	I _{OH} = – 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
lį	Input current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to V_{CC}		± 10		± 10		± 10	μА
IO	Output current (leakage)	$V_{CC} = 5.5 \text{ V},$ $V_{O} = 0 \text{ V to } V_{CC}, \overline{CAS} \text{ high}$		± 20		± 20		± 20	μА
I _{CC1}	Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		384		364		344	mA
loos	Standby current	V _{IH} = 2.4 V (TTL), After one memory cycle, RAS and CAS high		8		8		8	mA
ICC2		V _{IH} = V _{CC} - 0.2 V (CMOS), <u>After</u> one <u>mem</u> ory cycle, RAS and CAS high		4		4		4	mA
ICC3	Average refresh current (RAS only or CBR) (see Notes 3 and 5)	V _{CC} = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only); RAS low after CAS low (CBR)		760		720		680	mA
I _{CC4}	Average EDO current (see Note 4)	$\frac{\text{V}_{CC}}{\text{RAS}} = 5.5 \text{ V}, \qquad \frac{\text{t}_{PC} = \text{MIN},}{\text{CAS}} \text{ cycling}$		204		184		164	mA

[†] For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

- NOTES: 3. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$
 - 4. Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$
 - 5. Measured with both sides in CBR cycle

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 6)

1	PARAMETER	'124FB	K32F	'248GBK32F		UNIT
	FARAINETER	MIN	MAX	MIN	MAX	UNIT
C _{i(A)}	Input capacitance, A0-A9		12		22	pF
C _{i(R)}	Input capacitance, RAS inputs		8		8	pF
C _{i(C)}	Input capacitance, CAS inputs		8		15	pF
C _{i(W)}	Input capacitance, W		16		30	pF
C _{o(DQ)}	Output capacitance on DQ0-DQ31		8		15	pF

NOTE 6: V_{CC} = 5 V \pm 0.5 V, and the bias on pins under test is 0 V.



TM124FBK32F, TM124FBK32U 1048576 BY 32-BIT DYNAMIC RAM MODULE TM248GBK32F, TM248GBK32U 2097152 BY 32-BIT DYNAMIC RAM MODULE

SMMS660 - MARCH 1996

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER	'124FBK32F-60 '248GBK32F-60		'124FBK32F-70 '248GBK32F-70		'124FBK32F-80 '248GBK32F-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{AA}	Access time from column address		30		35		40	ns
tCAC	Access time from CAS low		15		18		20	ns
tRAC	Access time from RAS low		60		70		80	ns
tCPA	Access time from column precharge		35		40		45	ns
tCLZ	CAS to output in low-impedance state	0		0		0		ns
tREZ	Output disable time after RAS high (see Note 7)	3	15	3	18	3	20	ns
tWEZ	Output disable time after \overline{W} low (see Note 7)	3	15	3	18	3	20	ns

NOTE 7: tREZ and tWEZ are specified when the output is no longer driven.

EDO timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'124FBK32F-60 '124FBK32F-70 '248GBK32F-60 '248GBK32F-70		'124FBK '248GBK	UNIT			
		MIN	MAX	MIN	MAX	MIN	MAX	
tHPC	Cycle time, EDO page-mode read or write	25		30		35		ns
tPRWC	Cycle time, EDO read-write	80		90		100		ns
tCSH	Hold time, CAS from RAS	50		55		60		ns
tDOH	Hold time, output from CAS	3		3		3		ns
tCAS	Pulse duration, CAS	10	10000	12	10000	15	10 000	ns
tWPE	Pulse duration, \overline{W} (output disable only)	5		5		5		ns
tCP	Precharge time, CAS	5		5		5	·	ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature

			(32F-60 (32F-60		(32F-70 (32F-70		'124FBK32F-80 '248GBK32F-80	
		MIN	MAX	MIN	MAX	MIN	MAX	
tRC	Cycle time, random read or write (see Note 8)	110		130		150		ns
tRWC	Cycle time, read-write	150		175		200		ns
tRASP	Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns
tRAS	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
t _{RP}	Pulse duration, RAS high (precharge)	40		50		60		ns
twp	Pulse duration, W low	10		10		10		ns
t _{RASS}	Pulse duration, self refresh entry from RAS low	100		100		100		μs
tRPS	Pulse duration, RAS precharge after self refresh	110		130		150		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
^t ASR	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data before CAS low	0		0		0		ns
t _{RCS}	Setup time, W high before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	10		12		15		ns

NOTE 8: The ac parameter assumes $t_T = 5$ ns.



TM124FBK32F, TM124FBK32U 1048576 BY 32-BIT DYNAMIC RAM MODULE TM248GBK32F, TM248GBK32U 2097152 BY 32-BIT DYNAMIC RAM MODULE

SMMS660 - MARCH 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'124FBK32F-60 '124FBK32F-70 '248GBK32F-70		'124FBK '248GBK	UNIT			
		MIN	MAX	MIN	MAX	MIN	MAX	
tRWL	Setup time, W low before RAS high	10		12		15		ns
twcs	Setup time, W low before CAS low	0		0		0		ns
^t CAH	Hold time, column address after CAS low	10		15		15		ns
tDH	Hold time, data after CAS low	10		15		15		ns
tRAH	Hold time, row address after RAS low	10		10		10		ns
tRCH	Hold time, W high after CAS high (see Note 9)	0		0		0		ns
^t RRH	Hold time, W high after RAS high (see Note 9)	0		0		0		ns
tWCH	Hold time, W low after CAS low	10		15		15		ns
^t RHCP	Hold time, RAS high from CAS precharge	35		40		45		ns
tCHS	Hold time, CAS low after RAS high (self refresh)	- 50		- 50		- 50		ns
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5		ns
tRAD	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
t _{RAL}	Delay time, column address to RAS high	30		35		40		ns
tCAL	Delay time, column address to CAS high	20		25		30		ns
tRCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
tRPC	Delay time, RAS high to CAS low (CBR only)	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	10		12		15	·	ns
tREF	Refresh time interval		16		16		16	ms
tŢ	Transition time	2	30	2	30	2	30	ns

NOTES: 9. Either $t_{\mbox{RRH}}$ or $t_{\mbox{RCH}}$ must be satisfied for a read cycle.


^{10.} The maximum value is specified only to assure access time.

SMMS660 - MARCH 1996

MECHANICAL DATA

BK (R-PSIM-N72)


SINGLE-IN-LINE MEMORY MODULE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

device symbolization (TM124FBK32F illustrated)



YY = Year Code MM = Month Code

T = Assembly Site Code

-SS = Speed Code

NOTE: Location of symbolization may vary.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated