

- **Organization**
  - TM497FBK32R/G: 4 194 304 x 32
  - TM893GBK32R/G: 8 388 608 x 32
- **Single 5-V Power Supply ( $\pm 10\%$  Tolerance)**
- **72-Pin Single-In-Line Memory Module (SIMM) for Use With Sockets**
- **TM497FBK32R/G – Uses Eight 16M-Bit Dynamic Random-Access Memories (DRAMs) in Plastic Small-Outline J-Lead (SOJ) Packages**
- **TM893GBK32R/G – Uses Sixteen 16M-Bit DRAMs in Plastic SOJ Packages**
- **Long Refresh Period**  
32 ms (2 048 Cycles)
- **All Inputs, Outputs, Clocks Fully TTL-Compatible**
- **3-State Output**
- **Common  $\overline{\text{CAS}}$  Control for Eight Common Data-In and Data-Out Lines in Four Blocks**
- **Extended Data Out (EDO) Operation With  $\overline{\text{CAS}}$ -Before-RAS (CBR), RAS-Only, and Hidden Refresh**

- **Presence Detect**
- **Performance Ranges:**

	ACCESS TIME	ACCESS TIME	ACCESS TIME	EDO CYCLE
	t <sub>RAC</sub> (MAX)	t <sub>AA</sub> (MAX)	t <sub>CAC</sub> (MAX)	t <sub>HPC</sub> (MIN)
'497FBK32R/G-50	50 ns	40 ns	20 ns	35 ns
'497FBK32R/G-60	60 ns	30 ns	15 ns	25 ns
'497FBK32R/G-70	70 ns	35 ns	18 ns	30 ns
'893GBK32R/G-50	50 ns	40 ns	20 ns	35 ns
'893GBK32R/G-60	60 ns	30 ns	15 ns	25 ns
'893GBK32R/G-70	70 ns	35 ns	18 ns	30 ns

- **Low Power Dissipation**
- **Operating Free-Air Temperature Range**  
0°C to 70°C
- **Gold-Tabbed Version Available:†**  
TM497FBK32G, TM893GBK32G
- **Tin-Lead (Solder-) Tabbed Version Available:** TM497FBK32R, TM893GBK32R

## description

The TM497FBK32R/G, designed as  $4 \times 4\ 194\ 304 \times 8$ -bits, is a 16M-byte, 72-pin, leadless, single-in-line memory module (SIMM). The SIMM is composed of eight (8) TMS417409DJs,  $4\ 194\ 304 \times 4$ -bit DRAMs, each in 24/26-lead, plastic, small-outline J-lead (SOJ) packages mounted on a substrate with decoupling capacitors. See the TMS417409A data sheet (literature number SMKS893) for timing diagrams.

The TM497FBK32R/G SIMM is available in the single-sided BK leadless module for use with sockets. The TM497FBK32R/G features RAS access times of 50, 60, and 70 ns. This device is designed for operation from 0°C to 70°C.

The TM893GBK32R/G, designed as  $4 \times 8\ 388\ 608 \times 8$ -bits, is a 32M-byte, 72-pin, leadless SIMM. The SIMM is composed of sixteen TMS417409DJs,  $4\ 194\ 304 \times 4$ -bit DRAMs, each in 24/26-lead, plastic, small-outline J-lead (SOJ) packages mounted on a substrate with decoupling capacitors. See the TMS417409A data sheet (literature number SMKS893) for timing diagrams.

The TM893GBK32R/G SIMM is available in the double-sided BK leadless module for use with sockets. The TM893GBK32R/G features RAS access times of 50, 60, and 70 ns. This device is characterized for operation from 0°C to 70°C.

## operation

The TM497FBK32R/G operates as eight TMS417409DJs connected as shown in the functional block diagram of TM497RBK32R/G and in Table 1. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

† Part numbers in this data sheet are for the gold-tabbed version; the information applies to both gold-tabbed and solder-tabbed versions.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

**TM497FBK32R, TM497FBK32G 4 194 304 BY 32-BIT  
TM893GBK32R, TM893GBK32G 8 388 608 BY 32-BIT  
EXTENDED DATA OUT DYNAMIC RAM MODULES**

SMMS672 – FEBRUARY 1997

---

**operation (continued)**

The TM893GBK32R/G operates as sixteen TMS417409DJs connected as shown in the functional block diagram of TM893GBK32R/G and in Table 2. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.

**refresh**

The refresh period is extended to 32 ms and, during this period, each of the 2 048 rows must be strobed with  $\overline{\text{RAS}}$  to retain data.  $\overline{\text{CAS}}$  can remain high during the refresh sequence to conserve power.

**power up**


To achieve proper operation, an initial pause of 200  $\mu\text{s}$  followed by a minimum of eight initialization cycles is required after full  $V_{\text{DD}}$  level is achieved. These eight initialization cycles need to include at least one refresh ( $\overline{\text{RAS}}$ -only or CBR) cycle.



TM497FBK32R, TM497FBK32G 4194304 BY 32-BIT  
 TM893GBK32R, TM893GBK32G 8388608 BY 32-BIT  
 EXTENDED DATA OUT DYNAMIC RAM MODULES

SMMS672 – FEBRUARY 1997

**BK SINGLE-IN-LINE PACKAGE  
 (TOP VIEW)**



**TM497FBK32R/G  
 (SIDE VIEW)**



**TM893GBK32R/G  
 (SIDE VIEW)**



**PIN NOMENCLATURE**

A0–A10	Address Inputs
CAS0–CAS3	Column-Address Strobe
DQ0–DQ31	Data In/Data Out
NC	No Connection
PD1–PD4	Presence Detects
RAS0–RAS3	Row-Address Strobe
V <sub>DD</sub>	5-V Supply
V <sub>SS</sub>	Ground
W	Write Enable

**PRESENCE DETECT**

SIGNAL (PIN)		PD1 (67)	PD2 (68)	PD3 (69)	PD4 (70)
TM497FBK32R/G	70 ns	V <sub>SS</sub>	NC	V <sub>SS</sub>	NC
	60 ns	V <sub>SS</sub>	NC	NC	NC
	50 ns	V <sub>SS</sub>	NC	NC	V <sub>SS</sub>
TM893GBK32R/G	70 ns	NC	V <sub>SS</sub>	V <sub>SS</sub>	NC
	60 ns	NC	V <sub>SS</sub>	NC	NC
	50 ns	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>

**TM497FBK32R, TM497FBK32G 4194304 BY 32-BIT  
 TM893GBK32R, TM893GBK32G 8388608 BY 32-BIT  
 EXTENDED DATA OUT DYNAMIC RAM MODULES**

SMMS672 – FEBRUARY 1997

**Table 1. TM497FBK32R/G Connection Table**

DATA BLOCK	$\overline{\text{RASx}}$	$\overline{\text{CASx}}$
DQ0–DQ7	$\overline{\text{RAS0}}$	$\overline{\text{CAS0}}$
DQ8–DQ15	$\overline{\text{RAS0}}$	$\overline{\text{CAS1}}$
DQ16–DQ23	$\overline{\text{RAS2}}$	$\overline{\text{CAS2}}$
DQ24–DQ31	$\overline{\text{RAS2}}$	$\overline{\text{CAS3}}$

**Table 2. TM893GBK32R/G Connection Table**

DATA BLOCK	$\overline{\text{RASx}}$		$\overline{\text{CASx}}$
	Side 1	Side 2	
DQ0–DQ7	$\overline{\text{RAS0}}$	$\overline{\text{RAS1}}$	$\overline{\text{CAS0}}$
DQ8–DQ15	$\overline{\text{RAS0}}$	$\overline{\text{RAS1}}$	$\overline{\text{CAS1}}$
DQ16–DQ23	$\overline{\text{RAS2}}$	$\overline{\text{RAS3}}$	$\overline{\text{CAS2}}$
DQ24–DQ31	$\overline{\text{RAS2}}$	$\overline{\text{RAS3}}$	$\overline{\text{CAS3}}$

**single-in-line memory module and components**

PC substrate: 1,27 ± 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage


Bypass capacitors: Multilayer ceramic

Contact area for TM497FBK32G and TM893GBK32G: Nickel plate and gold plate over copper

Contact area for TM497FBK32R and TM893GBK32R: Nickel plate and tin-lead over copper




functional block diagram of TM497RFBK32R/G




**TM497FBK32R, TM497FBK32G 4 194 304 BY 32-BIT  
 TM893GBK32R, TM893GBK32G 8 388 608 BY 32-BIT  
 EXTENDED DATA OUT DYNAMIC RAM MODULES**  
 SMMS672 - FEBRUARY 1997

functional block diagrams of TM893GBK32R/G

side 1



side 2



**TM497FBK32R, TM497FBK32G 4 194 304 BY 32-BIT  
TM893GBK32R, TM893GBK32G 8 388 608 BY 32-BIT  
EXTENDED DATA OUT DYNAMIC RAM MODULES**

SMMS672 – FEBRUARY 1997

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{DD}$ (see Note 1)	– 1 V to 7 V
Voltage range on any pin (see Note 1)	– 1 V to 7 V
Short-circuit output current	50 mA
Power dissipation	8 W
Operating free-air temperature range, $T_A$	0°C to 70°C
Storage temperature range, $T_{stg}$	– 55°C to 125°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to  $V_{SS}$ .

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
$V_{DD}$	Supply voltage	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2.4		6.5	V
$V_{IL}$	Low-level input voltage (see Note 2)	– 1		0.8	V
$T_A$	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER	TEST CONDITIONS‡	'497FBK32-50		'497FBK32-60		'497FBK32-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
$V_{OH}$	High-level output voltage	$I_{OH} = -5$ mA		2.4	2.4	2.4		V
$V_{OL}$	Low-level output voltage	$I_{OL} = 4.2$ mA		0.4		0.4		V
$I_I$	Input current (leakage)	$V_{DD} = 5.5$ V, $V_I = 0$ V to 6.5 V, All others = 0 V to $V_{DD}$		± 10		± 10		µA
$I_O$	Output current (leakage)	$V_{DD} = 5.5$ V, $V_O = 0$ V to $V_{DD}$ , CAS high		± 10		± 10		µA
$I_{CC1}$	Average read- or write-cycle current (see Note 3)	$V_{DD} = 5.5$ V, Minimum cycle		960	880	800		mA
$I_{CC2}$	Average standby current	$V_{IH} = 2.4$ V (TTL), After one memory cycle, RAS and CAS high		16	16	16		mA
		$V_{IH} = V_{DD} - 0.2$ V (CMOS), After one memory cycle, RAS and CAS high		8	8	8		mA
$I_{CC3}$	Average refresh current (RAS only or CBR) (see Note 3)	$V_{DD} = 5.5$ V, RAS cycling, (RAS only); CAS low (CBR)		960	880	800		mA
$I_{CC4}$	Average EDO (see Note 4)	$V_{DD} = 5.5$ V, RAS low, $t_{PC} = \text{MIN}$ , CAS cycling		800	720	640		mA

‡ For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

- NOTES: 3. Measured with a maximum of one address change while  $\overline{\text{RAS}} = V_{IL}$   
4. Measured with a maximum of one address change while  $\text{CAS} = V_{IH}$



**TM497FBK32R, TM497FBK32G 4 194 304 BY 32-BIT  
 TM893GBK32R, TM893GBK32G 8 388 608 BY 32-BIT  
 EXTENDED DATA OUT DYNAMIC RAM MODULES**

SMMS672 – FEBRUARY 1997

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)**

PARAMETER	TEST CONDITIONS†	'893GBK32-50		'893GBK32-60		'893GBK32-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V <sub>OH</sub> High-level output voltage	I <sub>OH</sub> = -5 mA	2.4		2.4		2.4		V
V <sub>OL</sub> Low-level output voltage	I <sub>OL</sub> = 4.2 mA		0.4		0.4		0.4	V
I <sub>I</sub> Input current (leakage)	V <sub>DD</sub> = 5.5 V, V <sub>I</sub> = 0 V to 6.5 V, All others = 0 V to V <sub>DD</sub>		± 20		± 20		± 20	µA
I <sub>O</sub> Output current (leakage)	V <sub>DD</sub> = 5.5 V, V <sub>O</sub> = 0 V to V <sub>DD</sub> , CASx high		± 20		± 20		± 20	µA
I <sub>CC1</sub> Average read- or write-cycle current (see Note 3)	V <sub>DD</sub> = 5.5 V, Minimum cycle		976		896		816	mA
I <sub>CC2</sub> Average standby current	V <sub>IH</sub> = 2.4 V (TTL), After one memory cycle, RASx and CASx high		32		32		32	mA
	V <sub>IH</sub> = V <sub>DD</sub> - 0.2 V (CMOS), After one memory cycle, RASx and CASx high		16		16		16	mA
I <sub>CC3</sub> Average refresh current (RAS only or CBR) (see Note 3)	V <sub>DD</sub> = 5.5 V, RASx cycling, (RASx only); Minimum cycle CASx low (CBR) CASx high RASx low after		1920		1760		1600	mA
I <sub>CC4</sub> Average EDO (see Note 4)	V <sub>DD</sub> = 5.5 V, t <sub>PC</sub> = MIN, RASx low, CASx cycling		1600		1440		1280	mA

† For test conditions shown as MIN/MAX, use the appropriate value specified under recommended operating conditions.

NOTES: 3. Measured with a maximum of one address change while  $\overline{\text{RAS}} = V_{IL}$

4. Measured with a maximum of one address change while  $\text{CAS} = V_{IH}$

**capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)**

PARAMETER	TM497FBK32R/G		TM893GBK32R/G		UNIT
	MIN	MAX	MIN	MAX	
C <sub>i(A)</sub> Input capacitance, address inputs		50		80	pF
C <sub>i(R)</sub> Input capacitance, $\overline{\text{RAS}}$ inputs		28		33	pF
C <sub>i(C)</sub> Input capacitance, $\overline{\text{CAS}}$ inputs		17		28	pF
C <sub>i(W)</sub> Input capacitance, write-enable input		66		112	pF
C <sub>O(DQ)</sub> Output capacitance on DQ pins		9		14	pF

NOTE 5: V<sub>DD</sub> = 5 V ± 0.5 V, and the bias on pins under test is 0 V.



**TM497FBK32R, TM497FBK32G 4 194 304 BY 32-BIT  
TM893GBK32R, TM893GBK32G 8 388 608 BY 32-BIT  
EXTENDED DATA OUT DYNAMIC RAM MODULES**

SMMS672 – FEBRUARY 1997

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Note 6)**

PARAMETER	'497FBK32-50 '893GBK32-50		'497FBK32-60 '893GBK32-60		'497FBK32-70 '893GBK32-70		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>AA</sub> Access time from column address	25		30		35		ns
t <sub>CAC</sub> Access time from $\overline{\text{CAS}}$ low	13		15		18		ns
t <sub>CPA</sub> Access time from column precharge	28		35		40		ns
t <sub>RAC</sub> Access time from $\overline{\text{RAS}}$ low	50		60		70		ns
t <sub>CLZ</sub> $\overline{\text{CAS}}$ to output in low-impedance state	0		0		0		ns
t <sub>OH</sub> Output disable time from start of $\overline{\text{CAS}}$ high	3		3		3		ns
t <sub>OFF</sub> Output disable time after $\overline{\text{CAS}}$ high (see Note 6)	0	13	0	15	0	18	ns

NOTES: 6. With ac parameters, it is assumed that  $t_T = 2$  ns.  
7. t<sub>OFF</sub> is specified when the output is no longer driven.

**EDO timing requirements over recommended ranges of supply voltage and operating free-air temperature**

	'497FBK32-50 '893GBK32-50		'497FBK32-60 '893GBK32-60		'497FBK32-70 '893GBK32-70		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>HPC</sub> Cycle time, EDO page mode read or write	20		25		30		ns
t <sub>PRWC</sub> Cycle time, EDO read-write	57		68		78		ns
t <sub>CSH</sub> Hold time, $\overline{\text{CAS}}$ after $\overline{\text{RAS}}$	40		48		58		ns
t <sub>DOH</sub> Hold time, output after $\overline{\text{RAS}}$	5		5		5		ns
t <sub>CAS</sub> Pulse duration, $\overline{\text{CAS}}$	8	10 000	10	10 000	12	10 000	ns
t <sub>WPE</sub> Pulse duration, $\overline{\text{W}}$ (output disable only)	7		7		7		ns
t <sub>CP</sub> Precharge time, $\overline{\text{CAS}}$	8		10		10		ns

NOTE 6: With ac parameters, it is assumed that  $t_T = 2$  ns.

**TM497FBK32R, TM497FBK32G 4 194 304 BY 32-BIT  
 TM893GBK32R, TM893GBK32G 8 388 608 BY 32-BIT  
 EXTENDED DATA OUT DYNAMIC RAM MODULES**

SMMS672 – FEBRUARY 1997

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 6)**

		'497FBK32-50 '893GBK32-50		'497FBK32-60 '893GBK32-60		'497FBK32-70 '893GBK32-70		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Cycle time, random read or write (see Note 8)	84		104		124		ns
t <sub>RASP</sub>	Pulse duration, page-mode, $\overline{\text{RAS}}$ low (see Note 8)	50	100 000	60	100 000	70	100 000	ns
t <sub>RAS</sub>	Pulse duration, non-page-mode, $\overline{\text{RAS}}$ low (see Note 8)	50	10 000	60	10 000	70	10 000	ns
t <sub>CAS</sub>	Pulse duration, $\overline{\text{CAS}}$ low	20	10 000	15	10 000	18	10 000	ns
t <sub>CP</sub>	Pulse duration, $\overline{\text{CAS}}$ high	8		10		10		ns
t <sub>RP</sub>	Pulse duration, $\overline{\text{RAS}}$ high (precharge)	30		40		50		ns
t <sub>WP</sub>	Pulse duration, $\overline{\text{W}}$ low	8		10		10		ns
t <sub>ASC</sub>	Setup time, column address before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>ASR</sub>	Setup time, row address before $\overline{\text{RAS}}$ low	0		0		0		ns
t <sub>DS</sub>	Setup time, data before $\overline{\text{CAS}}$ low (see Note 9)	0		0		0		ns
t <sub>RCS</sub>	Setup time, $\overline{\text{W}}$ high before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>CWL</sub>	Setup time, $\overline{\text{W}}$ -low before $\overline{\text{CAS}}$ high	8		10		12		ns
t <sub>RWL</sub>	Setup time, $\overline{\text{W}}$ -low before $\overline{\text{RAS}}$ high	8		10		12		ns
t <sub>WCS</sub>	Setup time, $\overline{\text{W}}$ -low before $\overline{\text{CAS}}$ low	0		0		0		ns
t <sub>WRP</sub>	Setup time, $\overline{\text{W}}$ -high before $\overline{\text{RAS}}$ low (CBR refresh only)	10		10		10		ns
t <sub>CAH</sub>	Hold time, column address after $\overline{\text{CAS}}$ low	8		10		12		ns
t <sub>RHCP</sub>	Hold time, $\overline{\text{RAS}}$ high after $\overline{\text{CAS}}$ precharge	28		35		40		ns
t <sub>DH</sub>	Hold time, data after $\overline{\text{CAS}}$ low (see Note 9)	8		10		12		ns
t <sub>RAH</sub>	Hold time, row address after $\overline{\text{RAS}}$ low	8		10		10		ns
t <sub>RCH</sub>	Hold time, $\overline{\text{W}}$ high after $\overline{\text{CAS}}$ high (see Note 10)	0		0		0		ns
t <sub>RRH</sub>	Hold time, $\overline{\text{W}}$ high after $\overline{\text{RAS}}$ high (see Note 10)	0		0		0		ns
t <sub>WCH</sub>	Hold time, $\overline{\text{W}}$ low after $\overline{\text{CAS}}$ low (early-write only)	10		10		12		ns
t <sub>WRH</sub>	Hold time, $\overline{\text{W}}$ high after $\overline{\text{RAS}}$ low (CBR refresh only)	10		10		10		ns
t <sub>CHR</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high (CBR refresh only)	8		10		10		ns
t <sub>CRP</sub>	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	5		5		5		ns
t <sub>CSH</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	40		48		58		ns
t <sub>CSR</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low (CBR refresh only)	5		5		5		ns
t <sub>RAD</sub>	Delay time, $\overline{\text{RAS}}$ low to column address (see Note 11)	10	25	12	30	12	35	ns
t <sub>RAL</sub>	Delay time, column address to $\overline{\text{RAS}}$ high	25		30		35		ns
t <sub>CAL</sub>	Delay time, column address to $\overline{\text{CAS}}$ high	18		20		25		ns
t <sub>RCD</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (see Note 11)	20	37	20	45	20	52	ns
t <sub>RPC</sub>	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low (CBR only)	5		5		5		ns
t <sub>RSH</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	8		10		12		ns
t <sub>REF</sub>	Refresh time interval	32		32		32		ms
t <sub>T</sub>	Transition time	2	30	2	30	2	30	ns


- NOTES: 6. With ac parameters, it is assumed that t<sub>T</sub> = 2 ns.  
 8. In a read-write cycle, t<sub>RWD</sub> and t<sub>RWL</sub> must be observed.  
 9. Referenced to the later of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  in write operations.  
 10. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.  
 11. The maximum value is specified only to assure access time.



MECHANICAL DATA


BK (R-PSIM-N72)

SINGLE-IN-LINE MEMORY MODULE



NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.

device symbolization



YY = Year Code  
 MM = Month Code  
 T = Assembly Site Code  
 -SS = Speed Code

NOTE: The location of the part number may vary.

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.