SMMS676 - MARCH 1997

- Organization . . . 4 194 304 × 36
- Single 5-V Power Supply (±10% Tolerance)
- 72-Pin Single-In-Line Memory Module (SIMM) for Use With Sockets
- Uses Eight 16M-bit Dynamic RAMs
 (DRAMs) in Plastic Small-Outline J-Lead
 (SOJ) Packages and Four 4M-bit DRAMs in
 Plastic SOJ Packages
- Long Refresh Period . . . 32 ms (2 048 Cycles)[†]
- All Inputs, Outputs, and Clocks are Fully TTL Compatible
- Common CAS Control for Nine Common Data-In and Data-Out Lines in Four Blocks
- Separate RAS Control for Eighteen Data-In and Data-Out Lines in Two Blocks

- 3-State Output
- Performance Ranges:

Α	TIME TRAC (MAX)	ACCESS TIME tCAC (MAX)	ACCESS TIME tAA (MAX)	READ OR WRITE CYCLE (MIN)
'497MBK36H/I-60 '497MBK36H/I-70		15 ns 18 ns	30 ns 35 ns	110 ns 130 ns
'497MBK36H/I-80		20 ns	40 ns	150 ns

- Low Power Dissipation
- Operating Free-Air Temperature Range . . . 0°C to 70°C
- Presence Detect
- Gold-Tabbed Version Available TM497MBK36H
- Tin-Lead (Solder) Tabbed Version Available: TM497MBK36I

description

The TM497MBK36H/I is a 144M-bit dynamic random-access memory (DRAM) device organized as four times 4194304×9 (bit 9 generally is used for parity) in a 72-pin leadless single-in-line memory module (SIMM). The SIMM is composed of eight TMS417400ADJ, 4 194 304 \times 4-bit DRAMs in 24/26-lead plastic SOJ packages, and four TMS44100DJ, 4 194 304 \times 1-bit DRAMs in 20/26-lead plastic SOJ packages mounted on a substrate with decoupling capacitors. TMS417400ADJ and TMS44100DJ are described in the TMS417400A and TMS44100 data sheets (literature numbers SMKS889 and SMHS561, respectively).

The TM497MBK36H/I is available in a double-sided, BK, leadless module for use with sockets. The TM497MBK36H/I features \overline{RAS} access times of 60, 70, and 80 ns. This device is characterized for operation from 0°C to 70°C.

operation

The TM497MBK36H/I operates as eight TMS417400ADJs and four TMS44100DJs connected as shown in the functional block diagram and Table 1. See the TMS417400A and TMS44100 data sheets for details of operation. The common I/O feature dictates the use of early write cycles to prevent contention on D and Q.

Table 1. Connection Table


DATA BLOCK	RASx	CASx
DQ0-DQ8	RAS0	CAS0
DQ9-DQ17	RAS0	CAS1
DQ18-DQ26	RAS2	CAS2
DQ27-DQ35	RAS2	CAS3




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[†]A0-A9 address lines must be refreshed every 16 ms.







PIN NOME	NCLATURE
A0-A10	Address Inputs
CAS0-CAS3	Column-Address Strobe
DQ0-DQ7, DQ9-DQ16,	Data Input/Output
DQ18-DQ25, DQ27-DQ34	
DQ8, DQ17, DQ26, DQ35	Parity
NC	No Connection
PD1-PD4	Presence Detect
RAS0, RAS2	Row-Address Strobe
Vcc	5-V Supply
Vss W	Ground
\overline{W}	Write Enable

PRESENCE DETECT								
SIGNAL (PIN)	PD1 (67)	PD2 (68)	PD3 (69)	PD4 (70)				
	80 ns	V _{SS}	NC	NC	V _{SS}			
TM497MBK36H/I	70 ns	VSS	NC	IC V _{SS}				
	60 ns	VSS	NC	NC	NC			



refresh

The refresh period is extended to 32 ms and, during this period, each of the 2 048 rows must be strobed with RAS to retain data. Address line A10 must be used as the most significant refresh-address line (lowest frequency) to ensure correct refresh for both TMS417400A and TMS44100. A0–A9 address lines must be refreshed every 16 ms as required by the TMS44100 DRAM. CAS can remain high during the refresh sequence to conserve power.

power up

To achieve proper operation, an initial pause of 200 μ s followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or CAS-before-RAS [CBR]) cycle.

single-in-line memory module and components

PC substrate: 1,27 ± 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic


Contact area for TM497MBK36H: Nickel plate and gold plate over copper Contact area for TM497MBK36I: Nickel plate and tin-lead over copper



functional block diagram

lemplate Release Date: 7-11-94





SMMS676 - MARCH 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	1 V to 7 V
Input voltage range (see Note 1)	– 1 V to 7 V
Short-circuit output current	50 mA
Power dissipation	12 W
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range	- 55°C to 125°C

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	DADAMETED	TEST COMPITIONS	'497MBK3	6H/I-60	'497MBK3	6H/I-70	'497MBK3	UNIT	
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
VOH	High-level output voltage	I _{OH} = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
II	Input current (leakage)	$V_{CC} = 5.5 \text{ V}, \qquad V_{I} = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to V_{CC}		± 120		± 120		± 120	μΑ
IO	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{CAS}}$ = 5.5 V, V_{O} = 0 V to V _{CC} ,		± 10	,	± 10		± 10	μΑ
I _{CC1}	Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		1300		1160		1040	mA
laga		V _{IH} = 2.4 V (TTL), After one memory cycle, RAS and CAS high		24		24		24	mA
ICC2	Standby current	V _{IH} = V _{CC} - 0.2 V (CMOS), After one memory cycle, RAS and CAS high		12		12		12	mA
I _{CC3}	Average refresh current (RAS-only or CBR) (see Note 3)	VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS-only); CAS before RAS (CBR)		1300		1160		1040	mA
I _{CC4}	Average page current (see Note 4)	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{PC}}{CAS} = MIN$ $CAS \text{ cycling}$		920		800		680	mA

NOTES: 3. I_{CC3} is measured with a maximum of one address change while $\overline{RAS} = V_{IL}$.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

^{4.} I_{CC4} is measured with a maximum of one address change while $\overline{CAS} = V_{IH}$.

TM497MBK36H, TM497MBK36I 4194304 BY 36-BIT DYNAMIC RAM MODULES

SMMS676 - MARCH 1997

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER			MAX	UNIT
C _{i(A)}	C _{i(A)} Input capacitance, address inputs			60	pF
C _{i(C)}				21	pF
C _{i(R)} Input capacitance, RAS inputs				42	pF
C _{i(W)} Input capacitance, write-enable input				84	pF
C	Output capacitance	DQ pins		7	pF
Co	Output capacitance	Parity pins		12	РΓ

NOTE 5: V_{CC} = 5 V \pm 0.5 V, and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		'497MBK3	'497MBK36H/I-60		'497MBK36H/I-70		'497MBK36H/I-80	
	TANAMETER		MAX	MIN	MAX	MIN	MAX	UNIT
t _{AA}	Access time from column address		30		35		40	ns
t _{CAC}	Access time from CAS low		15		18		20	ns
^t CPA	Access time from column precharge		35		40		45	ns
tRAC	Access time from RAS low		60		70		80	ns
tCLZ	CAS to output in low-impedance state	0		0		0		ns
tOH	Output disable time, start of CAS high	3		3		3		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: t_{OFF} is specified when the output is no longer driven.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'497MBK	36H/I-60	'497MB	(36H/I-70	'497MBK36H/I-80		'497MBK36H/I-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII		
t _{RC}	Cycle time, random read or write (see Note 7)	110		130		150		ns		
tPC	Cycle time, page-mode read or write (see Notes 7 and 8)	40		45		50		ns		
tRASP	Pulse duration, page-mode, RAS low	60	100 000	70	100 000	80	100 000	ns		
tRAS	Pulse duration, nonpage-mode, RAS low	60	10 000	70	10 000	80	10 000	ns		
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns		
tCP	Pulse duration, CAS high	10		10		10		ns		
t _{RP}	Pulse duration, RAS high (precharge)	40		50		60		ns		
tWP	Pulse duration, W low	10		10		10		ns		
tASC	Setup time, column address before CAS low	0		0		0		ns		
t _{ASR}	Setup time, row address before RAS low	0		0		0		ns		
tDS	Setup time, data before CAS low	0		0		0		ns		
tRCS	Setup time, W high before CAS low	0		0		0		ns		
tCWL	Setup time, W low before CAS high	15		18		20		ns		
tRWL	Setup time, W low before RAS high	15		18		20		ns		
twcs	Setup time, W low before CAS low	0		0		0		ns		
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns		

NOTES: 7. All cycles assume $t_T = 5$ ns.

8. To assure tpc min, tasc should be \geq tcp.



SMMS676 - MARCH 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'497MBK3	6H/I-60	'497MBK3	6H/I-70	'497MBK36H/I-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNII
^t CAH	Hold time, column address after CAS low	10		15		15		ns
^t RHCP	Hold time, RAS high from CAS precharge	35		40		45		ns
^t DH	Hold time, data after CAS low	10		15		15		ns
^t RAH	Hold time, row address after RAS low	10		10		10		ns
^t RCH	Hold time, W high after CAS high (see Note 9)	0		0		0		ns
^t RRH	Hold time, W high after RAS high (see Note 9)	0		0		0		ns
tWCH	Hold time, W low after CAS low	10		15		15		ns
twrh	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns
^t CHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns
tCRP	Delay time, CAS high to RAS low	5		5		5		ns
tCSH	Delay time, RAS low to CAS high	60		70		80		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5		ns
^t RAD	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
^t RAL	Delay time, column address to RAS high	30		35		40		ns
tCAL	Delay time, column address to CAS high	30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
^t RPC	Delay time, RAS high to CAS low	5		5		5		ns
^t RSH	Delay time, CAS low to RAS high	15		18		20		ns
^t REF	Refresh time interval		32		32		32	ms
t _T	Transition time	2	30	2	30	2	30	ns




NOTES: 9. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.

10. The maximum value is specified only to ensure access time.

MECHANICAL DATA


BK-72 PIN SINGLE-IN-LINE MEMORY MODULE

R-PSIP-N72



NOTE A: All linear dimensions are in inches (millimeters).

device symbolization



YY = Year Code

MM = Month Code

T = Assembly Site Code

-SS = Speed Code

NOTE A: Location of symbolization may vary.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated