
TMS320C6712

SPRS148 - AUGUST 2000

- **Best Price/Performance Floating-Point Digital Signal Processor (DSP)** TMS320C6712
 - 10-ns Instruction Cycle Time
 - 100-MHz Clock Rate
 - Eight 32-Bit Instructions/Cycle
 - 600 MFLOPS
 - C6712 and C6211/C6711 are **Pin-Compatible**
- **VelociTI™ Advanced Very Long Instruction** Word (VLIW) C67x™ DSP Core
 - Eight Highly Independent Functional **Units:**
 - Four ALUs (Floating- and Fixed-Point)
 - Two ALUs (Fixed-Point)
 - Two Multipliers (Floating- and Fixed-Point)
 - Load-Store Architecture With 32 32-Bit **General-Purpose Registers**
 - Instruction Packing Reduces Code Size
 - All Instructions Conditional
- Instruction Set Features
 - Hardware Support for IEEE Single-Precision and Double-Precision Instructions
 - Byte-Addressable (8-, 16-, 32-Bit Data)
 - 8-Bit Overflow Protection
 - Saturation
 - Bit-Field Extract, Set, Clear
 - Bit-Counting
 - Normalization
- L1/L2 Memory Architecture
 - 32K-Bit (4K-Byte) L1P Program Cache (Direct Mapped)
 - 32K-Bit (4K-Byte) L1D Data Cache (2-Way Set-Associative)
 - 512K-Bit (64K-Byte) L2 Unified Mapped RAM/Cache (Flexible Data/Program Allocation)
 - 1024M-Byte Addressable External **Memory Space**
- **Device Configuration**
 - Boot Mode: 8- and 16-Bit ROM Boot
 - Endianness: Little Endian, Big Endian

GFN 256-PIN BALL GRID ARRAY (BGA) PACKAGE (BOTTOM VIEW)

FLOATING-POINT DIGITAL SIGNAL PROCESSOR



- 16-Bit External Memory Interface (EMIF)
 - Glueless Interface to Synchronous Memories: SDRAM and SBSRAM
 - Glueless Interface to Asynchronous Memories: SRAM and EPROM
- **Enhanced Direct-Memory-Access (EDMA)** Controller
- **Two Multichannel Buffered Serial Ports** (McBSPs)
 - Direct Interface to T1/E1, MVIP, SCSA **Framers**
 - ST-Bus-Switching Compatible
 - Up to 256 Channels Each
 - AC97-Compatible
 - Serial-Peripheral-Interface (SPI) Compatible (Motorola™)
- **Two 32-Bit General-Purpose Timers**
- Flexible Phase-Locked-Loop (PLL) Clock Generator
- IEEE-1149.1 (JTAG[†]) **Boundary-Scan-Compatible**
- 256-Pin Ball Grid Array (BGA) Package (GFN Suffix)
- 0.18-μm/5-Level Metal Process
 - CMOS Technology
- 3.3-V I/Os, 1.8-V Internal



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

VelociTI and C67x are trademarks of Texas Instruments. Motorola is a trademark of Motorola, Inc.

†IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

NSTRUMENTS

Copyright © 2000, Texas Instruments Incorporated

TMS320C6712 FLOATING-POINT DIGITAL SIGNAL PROCESSOR

SPRS148 – AUGUST 2000

Table of Co	Thomas and the same and the sam
description	electrical characteristics over recommended ranges of supply voltage and operating case temperature . 2
device compatibility	parameter measurement information
functional block and CPU (DSP core) diagram 5	input and output clocks
CPU (DSP core) description	asynchronous memory timing
signal groups description	synchronous-burst memory timing
terminal functions table	synchronous DRAM timing
development support	HOLD/HOLDA timing
documentation support	BUSREQ timing
clock PLL	reset timing
power-supply sequencing	external interrupt timing
absolute maximum ratings over operating case	multichannel buffered serial port timing
temperature range	timer timing §
recommended operating conditions	JTAG test-port timing §
	mechanical data



PRODUCT PREVIEW

description

The TMS320C67x[™] DSPs (including the TMS320C6712 device) are the floating-point DSP family in the TMS320C6000[™] DSP platform. The TMS320C6712 (C6712) device is based on the high-performance, advanced VelociTI very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making these DSPs an excellent choice for multichannel and multifunction applications.

With performance of up to 600 million floating-point operations per second (MFLOPS) at a clock rate of 100 MHz, the C6712 device is the lowest-cost DSP in the C6000™ DSP platform. The C6712 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32-bit word length and eight highly independent functional units. The eight functional units provide four floating-/fixed-point ALUs, two fixed-point ALUs, and two floating-/fixed-point multipliers. The C6712 can produce two multiply-accumulates (MACs) per cycle for a total of 200 million MACs per second (MMACS).

The C6712 uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The Level 1 program cache (L1P) is a 32-Kbit direct mapped cache and the Level 1 data cache (L1D) is a 32-Kbit 2-way set-associative cache. The Level 2 memory/cache (L2) consists of a 512-Kbit memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two.The peripheral set includes two multichannel buffered serial ports (McBSPs), two general-purpose timers, and a glueless 16-bit external memory interface (EMIF) capable of interfacing to SDRAM, SBSRAM, and asynchronous peripherals.

The C6712 has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windows™ debugger interface for visibility into source code execution.

TMS320C67x, TMS320C6000, and C6000 are trademarks of Texas Instruments. Windows is a registered trademark of the Microsoft Corporation.



SPRS148 - AUGUST 2000

device characteristics

Table 1 provides an overview of the C6712 DSP. The table shows significant features of the C6712 device, including the capacity of on-chip RAM, the peripherals, the execution time, and the package type with pin count.

Table 1. Characteristics of the C6712 Processor

	HARDWARE FEATURES	C6712 (FLOATING-POINT DSP)
	EMIF	1 (16-bit)
5	EDMA	1
Peripherals	McBSPs	2
	32-Bit Timers	2
	Size (Bytes)	72K
On-Chip Memory	Organization	4K-Byte (4KB) L1 Program (L1P) Cache 4KB L1 Data (L1D) Cache 64KB Unified Mapped RAM/Cache (L2)
Frequency	MHz	100
Cycle Time	ns	10 ns ('6712-100 [Lowest-Cost Device])
Maltana	Core (V)	1.8
Voltage	I/O (V)	3.3
PLL Options	CLKIN frequency multiplier	Bypass (x1), x4
BGA Package	27 x 27 mm	256-Pin BGA (GFN)
Process Technology	μm	0.18 μm
Product Status	Product Preview (PP) Advance Information (AI) Production Data (PD)	PP
Device Part Numbers	(For more details on the C6000™ DSP part numbering, see Figure 4)	TMX320C6712GFN

device compatibility


The TMS320C6712 and C6211/C6711 devices are pin-compatible; thus, making new system designs easier and providing faster time to market. The following list summarizes the device characteristic differences between the C6211, C6711, and C6712 devices:

- The C6211 device has a fixed-point C62x DSP core, while the C6711/C6712 device has a floating-point C67x DSP core.
- The C6211/C6711 device has a 32-bit EMIF, while the C6712 has a 16-bit EMIF.
- The C6211/C6711 device features an HPI, while the C6712 does not.
- The C6712 device has dedicated device configuration pins, BOOTMODE and LENDIAN, that specify the boot-load operation and device endianness, respectively, during reset. On the C6211/C6711 device, these configuration pins are integrated with the HPI pins.
- The 100-MHz C6712 is the lowest-cost entry in the TMS320C6000™ platform.

For a more detailed discussion on the similarities/differences between the C6211, C6711, and C6712 devices, see the *How to Begin Development Today with the TMS320C6211 DSP*, *How to Begin Development Today with the TMS320C6711 DSP*, and *How to Begin Development Today with the TMS320C6712 DSP* application reports (literature number SPRA474, SPRA522, and SPRA693, respectively).



functional block and CPU (DSP core) diagram



[†] In addition to fixed-point instructions, these functional units execute floating-point instructions.

SPRS148 - AUGUST 2000

CPU (DSP core) description

The CPU fetches VelociTI advanced very-long instruction words (VLIW) (256 bits wide) to supply up to eight 32-bit instructions to the eight functional units during every clock cycle. The VelociTI VLIW architecture features controls by which all eight units do not have to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instruction determines if the next instruction belongs to the same execute packet as the previous instruction, or whether it should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256 bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key memory-saving feature, distinguishing the C67x CPU from other VLIW architectures.

The CPU features two sets of functional units. Each set contains four units and a register file. One set contains functional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register files each contain 16 32-bit registers for a total of 32 general-purpose registers. The two sets of functional units, along with two register files, compose sides A and B of the CPU [see functional block and CPU (DSP Core) diagram and Figure 1]. The four functional units on each side of the CPU can freely share the 16 registers belonging to that side. Additionally, each side features a single data bus connected to all the registers on the other side, by which the two sets of functional units can access data from the register files on the opposite side. While register access by functional units on the same side of the CPU as the register file can service all the units in a single clock cycle, register access using the register file across the CPU supports one read and one write per cycle.


The C67x CPU executes all C62x instructions. In addition to C62x fixed-point instructions, the six out of eight functional units (.L1, .M1, .D1, .D2, .M2, and .L2) also execute floating-point instructions. The remaining two functional units (.S1 and .S2) also execute the new LDDW instruction which loads 64 bits per CPU side for a total of 128 bits per cycle.

Another key feature of the C67x CPU is the load/store architecture, where all instructions operate on registers (as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all data transfers between the register files and the memory. The data address driven by the .D units allows data addresses generated from one register file to be used to load or store data to or from the other register file. The C67x CPU supports a variety of indirect addressing modes using either linear- or circular-addressing modes with 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 32 registers. Some registers, however, are singled out to support specific addressing or to hold the condition for conditional instructions (if the condition is not automatically "true"). The two .M functional units are dedicated for multiplies. The two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with results available every clock cycle.

The processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory. The 32-bit instructions destined for the individual functional units are "linked" together by "1" bits in the least significant bit (LSB) position of the instructions. The instructions that are "chained" together for simultaneous execution (up to eight in total) compose an execute packet. A "0" in the LSB of an instruction breaks the chain, effectively placing the instructions that follow it in the next execute packet. If an execute packet crosses the fetch-packet boundary (256 bits wide), the assembler places it in the next fetch packet, while the remainder of the current fetch packet is padded with NOP instructions. The number of execute packets within a fetch packet can vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of one per clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetch packet have been dispatched. After decoding, the instructions simultaneously drive all active functional units for a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bit registers, they can be subsequently moved to memory as bytes or half-words as well. All load and store instructions are byte-, half-word, or word-addressable.



CPU (DSP core) description (continued)



[†] In addition to fixed-point instructions, these functional units execute floating-point instructions.

Figure 1. TMS320C67x™ CPU (DSP Core) Data Paths



signal groups description




Figure 2. CPU (DSP Core) and Peripheral Signals

signal groups description (continued)




Figure 3. Peripheral Signals

SPRS148 - AUGUST 2000

Terminal Functions Table

SICNAL	SIGNAL . IPD/						
NAME	NO.	TYPET	IPD/ IPU‡	DESCRIPTION			
				CLOCK/PLL			
CLKIN	АЗ	I	IPU	Clock Input			
CLKOUT1	D7	0	IPD	Clock output at device speed			
CLKOUT2	Y12	0	IPD	Clock output at half of device speed			
CLKMODE0	C4	ı	IPU	Clock mode select Selects whether the CPU clock frequency = input clock frequency x4 or x1			
PLLV§	A4	Α¶		PLL analog V _{CC} connection for the low-pass filter			
PLLG§	C6	Α¶		PLL analog GND connection for the low-pass filter			
PLLF	B5	Α¶		PLL low-pass filter connection to external components and a bypass capacitor			
				JTAG EMULATION			
TMS	B7	I	IPU	JTAG test-port mode select			
TDO	A8	O/Z	IPU	JTAG test-port data out			
TDI	A7	I	IPU	JTAG test-port data in			
TCK	A6	I	IPU	JTAG test-port clock			
TRST	B6	I	IPD	JTAG test-port reset			
EMU5	B12	I/O/Z	IPU	Emulation pin 5. Reserved for future use, leave unconnected.			
EMU4	C11	I/O/Z	IPU	Emulation pin 4. Reserved for future use, leave unconnected.			
EMU3	B10	I/O/Z	IPU	Emulation pin 3. Reserved for future use, leave unconnected.			
EMU2	D10	I/O/Z	IPU	Emulation pin 2. Reserved for future use, leave unconnected.			
EMU1	B9	I/O/Z	IPU	Emulation pin 1 [#]			
EMU0	D9	I/O/Z	IPU	Emulation pin 0 [#]			
				BOOTMODE			
BOOTMODE1	C19	I	IPD	Bootmode[1:0] 00 - Reserved, do not use			
BOOTMODE0	C20	I	IPU	01 – 8-bit ROM boot with default timings 10 – 16-bit ROM boot with default timings 11 – Reserved, do not use			
				LITTLE/BIG ENDIAN FORMAT			
LENDIAN	B17	1	IPU	Device Endian mode 0 - Big Endian 1 - Little Endian			
	RESETS AND INTERRUPTS						
RESET	A13	I	IPU	Device reset			
NMI	C13	I	IPD	Nonmaskable interrupt • Edge-driven (rising edge)			
EXT_INT7	E3						
EXT_INT6	D2] ,	IDII	External interrupts			
EXT_INT5	C1] '	IPU	Edge-driven (rising edge)			
EXT_INT4	C2						

TI = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

[#]The EMU0 and EMU1 pins are internally pulled up with 30-kΩ resistors; therefore, for emulation and normal operation, no external pullup/pulldown resistors are necessary. However, for boundary scan operation, pull down the EMU1 and EMU0 pins with a dedicated 1-kΩ resistor.



[‡] IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

[§] PLLV and PLLG are not part of external voltage supply or ground. See the CLOCK/PLL documentation for information on how to connect these pins

[¶] A = Analog signal (PLL Filter)

CIONA	Terminal Functions Table (Continued)						
SIGNA NAME	L NO.	TYPET	IPD/ IPU‡	DESCRIPTION			
NAME	NO.			LITROL SIGNALS COMMON TO ALL TYPES OF MEMORY			
CE3	V6	O/Z	IPU	TROL SIGNALS COMMON TO ALL TYPES OF MEMORY			
CE2				Memory space enables			
CE2	W6	O/Z	IPU	Enabled by bits 28 through 31 of the word address			
	W18	O/Z	IPU	Only one asserted during any external data access			
CE0	V17	O/Z	IPU				
BE3	V5	O/Z	IPU	Byte-enable control			
BE2	Y4	O/Z	IPU	Decoded from the two lowest bits of the internal address			
BE1	U19	O/Z	IPU	Byte-write enables for most types of memory Can be directly connected to SDRAM read and write mask signal (SDQM)			
BE0	V20	O/Z	IPU				
			•	EMIF – BUS ARBITRATION			
HOLDA	J18	O/Z	IPU	Hold-request-acknowledge to the host			
HOLD	J17	I	IPU	Hold request from the host			
BUSREQ	J19	O/Z	IPU	Bus request output			
	EMIF – AS	YNCHRO	NOUS/SY	NCHRONOUS DRAM/SYNCHRONOUS BURST SRAM MEMORY CONTROL			
ECLKIN	Y11	I	IPD	EMIF input clock			
ECLKOUT Y10		0	IPD	EMIF output clock (based on ECLKIN)			
ARE/SDCAS/ SSADS	V11	O/Z	IPU	Asynchronous memory read enable/SDRAM column-address strobe/SBSRAM address strobe			
AOE/SDRAS/ SSOE	W10	O/Z	IPU	Asynchronous memory output enable/SDRAM row-address strobe/SBSRAM output enable			
AWE/SDWE/ SSWE	V12	O/Z	IPU	Asynchronous memory write enable/SDRAM write enable/SBSRAM write enable			
ARDY	Y5	I	IPU	Asynchronous memory ready input			
		-		EMIF – ADDRESS			
EA21	U18						
EA20	Y18	1					
EA19	W17	1					
EA18	Y16	1					
EA17	V16	1					
EA16	Y15	1					
EA15	W15	1					
EA14	Y14	O/Z	IPU	External address (word address)			
EA13	W14	1		(
EA12	V14	1					
EA11	W13	1					
EA10	V10	1					
EA9	Y9	1					
EA8	V9	1					
EA7	Y8	1					

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



[‡] IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

SPRS148 - AUGUST 2000

SIGNA	L		IPD/	
NAME	NO.	TYPET	IPU‡	DESCRIPTION
				EMIF – ADDRESS (CONTINUED)
EA6	W8			
EA5	V8			
EA4	W7	O/Z	IPU	External address (word address)
EA3	V7			
EA2	Y6			
				EMIF – DATA
ED15	T19			
ED14	T20			
ED13	T18			
ED12	R20			
ED11	R19			
ED10	P20			
ED9	P18			External data
ED8	N20	I/O/Z	IPU	
ED7	N19	1/0/2	" 0	
ED6	N18			
ED5	M20			
ED4	M19			
ED3	L19			
ED2	L18			
ED1	K19			
ED0	K18			
			•	TIMERS
TOUT1	F1	0	IPD	Timer 1 or general-purpose output
TINP1	F2	I	IPD	Timer 1 or general-purpose input
TOUT0	G1	0	IPD	Timer 0 or general-purpose output
TINP0	G2	I	IPD	Timer 0 or general-purpose input
		ı		TCHANNEL BUFFERED SERIAL PORT 1 (McBSP1)
CLKS1	E1	I	IPD	External clock source (as opposed to internal)
CLKR1	M1	I/O/Z	IPD	Receive clock
CLKX1	L3	I/O/Z	IPD	Transmit clock
DR1	M2	- 1	IPU	Receive data
DX1	L2	O/Z	IPU	Transmit data
FSR1	M3	I/O/Z	IPD	Receive frame sync
FSX1	L1	I/O/Z	IPD	Transmit frame sync

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

[‡] IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

SIGNA	٩L		IPD/	
NAME	NO.	TYPET	IPU‡	DESCRIPTION
			MULT	ICHANNEL BUFFERED SERIAL PORT 0 (McBSP0)
CLKS0	K3	I	IPD	External clock source (as opposed to internal)
CLKR0	H3	I/O/Z	IPD	Receive clock
CLKX0	G3	I/O/Z	IPD	Transmit clock
DR0	J1	I	IPU	Receive data
DX0	H2	O/Z	IPU	Transmit data
FSR0	J3	I/O/Z	IPD	Receive frame sync
FSX0	H1	I/O/Z	IPD	Transmit frame sync
				RESERVED FOR TEST
RSV0	C12	0	IPU	Reserved (leave unconnected, <i>do not</i> connect to power or ground)
RSV1	D12	0	IPU	Reserved (leave unconnected, <i>do not</i> connect to power or ground)
RSV2	A5	0	IPU	Reserved (leave unconnected, <i>do not</i> connect to power or ground)
RSV3	D3	0		Reserved (leave unconnected, do not connect to power or ground)
RSV4	N2	0		Reserved (leave unconnected, do not connect to power or ground)
RSV5	Y20	0		Reserved (leave unconnected, do not connect to power or ground)
				ADDITIONAL RESERVED FOR TEST
	A15			
	A16			
	A18]		
	B14]		
	B16]		
	B18			
	C14]		
	C15]		
	C16]		
	C17	1		
RSV	D18	1		Reserved (leave unconnected, do not connect to power or ground)
	D20	1		
	E18	1		
	E19	1		
	E20	1		
	F18	1		
	F20	1		
	G18	1		
	G19	1		
	G20	1		
	H19	1		

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

[‡] IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-kΩ IPD or IPU resistor. To pull up a signal to the opposite supply rail, a 1-kΩ resistor should be used.)

SPRS148 – AUGUST 2000

SIGNA	L	-v+	IPD/	D=0001071011
NAME	NO.	TYPET	IPU‡	DESCRIPTION
			AD	DITIONAL RESERVED FOR TEST (CONTINUED)
	H20			
	J20			
	N3			
	P1			
	P2			
	P3			
	R2			
	R3			
DOV	T1			Decreed the second of the seco
RSV	T2			Reserved (leave unconnected, <i>do not</i> connect to power or ground)
	U1			
	U2			
	U3			
	V1			
	V2			
	V4			
	W4			
	Y3			

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

PRODUCT PREVIEW

SIGNAL							
NAME	NO.	TYPET	DESCRIPTION				
			SUPPLY VOLTAGE PINS				
	A17						
	В3	1					
	B8	1					
	B13	1					
	C5	1					
	C10]					
	D1						
	D16						
	D19]					
	F3						
	H18						
	J2						
	M18						
	N1						
DV_{DD}	R1	S	3.3-V supply voltage				
	R18						
	T3	ļ					
	U5						
	U7						
	U12						
	U16	ļ					
	V13 V15						
	V19						
	W3						
	W9	1					
	W12	_					
	Y7	1					
	Y17	1					
	A9						
	A10	1					
	A12	1					
	B2	1					
	B19]					
C)/	C3]	4.9. V oumph welte go				
CV _{DD}	C7	S	1.8-V supply voltage				
	C18]					
	D5]					
	D6						
	D11						
	D14						

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

SPRS148 – AUGUST 2000

SIGNAI			Terminal Functions Table (Continued)			
NAME	NO.	TYPET	DESCRIPTION			
		<u> </u>	SUPPLY VOLTAGE PINS (CONTINUED)			
	D15		, , ,			
	F4	1				
	F17	1				
	K1					
	K4					
	K17					
	L4]				
	L17					
	L20					
CVDD	R4	S	1.8-V supply voltage			
CV _{DD}	R17]	1.0-v Supply vollage			
	U6					
	U10					
	U11					
	U14	ļ				
	U15	ļ				
	V3	ļ				
	V18					
	W2					
	W19		OR OLIVIA DIVIA			
	Λ1	I	GROUND PINS			
		A1 A2 A11				
	A11					
	A14	1				
	A19	1				
	A20	1				
	B1	1				
	B4	1				
l	B11	1				
V _{SS}	B15	GND	Ground pins			
	B20	1				
	C8]				
	C9					
	D4]				
	D8]				
	D13]				
	D17]				
	E2					

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground



PRODUCT PREVIEW

SIGNA	AL.	TVDE+		PERCEIPTION	
NAME	NO.	TYPET		DESCRIPTION	
				GROUND PINS (CONTINUED)	
	E4				
	E17]			
	F19				
	G4]			
	G17]			
	H4]			
	H17				
	J4]			
	K2				
	K20]			
	M4]			
	M17				
	N4				
	N17]			
	P4]			
	P17]			
V _{SS}	P19	GND	Ground pins		
VSS	T4	GIND	Ground pins		
	T17				
	U4				
	U8				
	U9				
	U13				
	U17				
	U20				
	W1				
	W5				
	W11				
	W16	1			
	W20				
	Y1				
	Y2				
	Y13				
	Y19		I		

[†] I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground

SPRS148 - AUGUST 2000

development support

TI offers an extensive line of development tools for the TMS320C6000™ DSP platform, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of C6000-based applications:

Software Development Tools:

Code Composer Studio™ Integrated Development Environment (IDE): including Editor C/C++/Assembly Code Generation, and Debug plus additional development tools Scalable, Real-Time Foundation Software (DSP BIOS), which provides the basic run-time target software needed to support any DSP application.

Hardware Development Tools:

Extended Development System (XDS™) Emulator (supports C6000™ DSP multiprocessor system debug) EVM (Evaluation Module)

The *TMS320 DSP Development Support Reference Guide* (SPRU011) contains information about development-support products for all TMS320™ DSP family member devices, including documentation. See this document for further information on TMS320™ DSP documentation or any TMS320™ DSP support products from Texas Instruments. An additional document, the *TMS320 Third-Party Support Reference Guide* (SPRU052), contains information about TMS320™ DSP-related products from other companies in the industry. To receive TMS320™ DSP literature, contact the Literature Response Center at 800/477-8924.

For a complete listing of development-support tools for the TMS320C6000™ DSP platform, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL) and under "Development Tools", select "Digital Signal Processors". For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

Code Composer Studio, XDS, C6000, and TMS320 are trademarks of Texas Instruments.



device and development-support tool nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all TMS320™ DSP devices and support tools. Each TMS320™ DSP family member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).

Device development evolutionary flow:

TMX Experimental device that is not necessarily representative of the final device's electrical

specifications

TMP Final silicon die that conforms to the device's electrical specifications but has not completed

quality and reliability verification

TMS Fully qualified production device

Support tool development evolutionary flow:

TMDX Development-support product that has not yet completed Texas Instruments internal qualification

testing.

TMDS Fully qualified development-support product

TMX and TMP devices and TMDX development-support tools are shipped against the following disclaimer:


"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type, the temperature range (for example, blank is the default commercial temperature range), and the device speed range in megahertz (for example, -100 is 100 MHz). Figure 4 provides a legend for reading the complete device name for any TMS320C6000™ DSP family member.

device and development-support tool nomenclature (continued)



†BGA = Ball Grid Array

Figure 4. TMS320C6000™ DSP Platform Device Nomenclature (Including the TMS320C6712 Device)

MicroStar BGA is a trademark of Texas Instruments.



documentation support

Extensive documentation supports all TMS320™ DSP family generations of devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's reference guides for all devices and tools; technical briefs; development-support tools; on-line help; and hardware and software applications. The following is a brief, descriptive list of support documentation specific to the C6000™ DSP devices:

The *TMS320C6000 CPU and Instruction Set Reference Guide* (literature number SPRU189) describes the C6000[™] DSP core (CPU) architecture, instruction set, pipeline, and associated interrupts.

The *TMS320C6000 Peripherals Reference Guide* (literature number SPRU190) describes the functionality of the peripherals available on the C6000[™] DSP platform of devices, such as the 64-/32-/16-bit external memory interfaces (EMIFs), 32-/16-bit host-port interfaces (HPIs), multichannel buffered serial ports (McBSPs), direct-memory-access (DMA), enhanced direct-memory-access (EDMA) controller, expansion bus (XB), peripheral component interconnect (PCI), clocking and phase-locked loop (PLL); and power-down modes. This guide also includes information on internal data and program memories.

The *TMS320C6000 Technical Brief* (literature number SPRU197) gives an introduction to the C62x/C67x devices, associated development tools, and third-party support.

The tools support documentation is electronically available within the Code Composer Studio™ Integrated Development Environment (IDE). For a complete listing of C6000™ DSP latest documentation, visit the Texas Instruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL).

See the Worldwide Web URL for the application report *How To Begin Development Today with the TMS320C6712 DSP* (literature number SPRA693), which describes in more detail the compatibility and similarities/differences between the C6711 and C6712 devices.




clock PLL

All of the internal C6712 clocks are generated from a single source through the CLKIN pin. This source clock either drives the PLL, which multiplies the source clock in frequency to generate the internal CPU clock, or bypasses the PLL to become the internal CPU clock.


To use the PLL to generate the CPU clock, the external PLL filter circuit must be properly designed. Figure 5 shows the external PLL circuitry for either x1 (PLL bypass) or x4 PLL multiply modes. Figure 6 shows the external PLL circuitry for a system with ONLY x1 (PLL bypass) mode.

To minimize the clock jitter, a single clean power supply should power both the C6712 device and the external clock oscillator circuit. Noise coupling into PLLF will directly impact PLL clock jitter. The minimum CLKIN rise and fall times should also be observed. For the input clock timing requirements, see the *input and output clocks* electricals section.



- NOTES: A. Keep the lead length and the number of vias between the PLLF pin, the PLLG pin, and R1, C1, and C2 to a minimum. In addition, place all PLL external components (R1, C1, C2, C3, C4, and the EMI Filter) as close to the C6000™ DSP device as possible. For the best performance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or components other than the ones shown.
 - B. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (R1, C1, C2, C3, C4, and the EMI filter).
 - C. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DVDD.
 - D. EMI filter manufacturer: TDK part number ACF451832-333, 223, 153, 103. Panasonic part number EXCCET103U.

Figure 5. External PLL Circuitry for Either PLL x4 Mode or x1 (Bypass) Mode



- NOTES: A. For a system with ONLY PLL x1 (bypass) mode, short the PLLF terminal to the PLLG terminal.
 - B. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DV_{DD} .

Figure 6. External PLL Circuitry for x1 (Bypass) Mode Only



clock PLL (continued)

Table 2. C6712 PLL Component Selection Table

CLKMODE	CLKIN RANGE (MHz)	CPU CLOCK FREQUENCY (CLKOUT1) RANGE (MHz)	CLKOUT2 RANGE (MHz)	R1 (Ω)	C1 (nF)	C2 (pF)	TYPICAL LOCK TIME (μs)†
x4	16.3–37.5	65–150	32.5–75	60.4	27	560	75

[†] Under some operating conditions, the maximum PLL lock time may vary as much as 150% from the specified typical value. For example, if the typical lock time is specified as 100 μs, the maximum value may be as long as 250 μs.

power-supply sequencing

TI DSPs do not require specific power sequencing between the core supply and the I/O supply. However, systems should be designed to ensure that neither supply is powered up for extended periods of time if the other supply is below the proper operating voltage.

system-level design considerations

System-level design considerations, such as bus contention, may require supply sequencing to be implemented. In this case, the core supply should be powered up at the same time as, or prior to (and powered down after), the I/O buffers. This is to ensure that the I/O buffers receive valid inputs from the core before the output buffers are powered up, thus, preventing bus contention with other chips on the board.

power-supply design considerations

For systems using the C6000™ DSP platform of devices, the core supply may be required to provide in excess of 2 A per DSP until the I/O supply is powered up. This extra current condition is a result of uninitialized logic within the DSP(s) and is corrected once the CPU sees an internal clock pulse. With the PLL enabled, as the I/O supply is powered on, a clock pulse is produced stopping the extra current draw from the supply. With the PLL disabled, an external clock pulse may be required to stop this extra current draw. A normal current state returns once the I/O power supply is turned on and the CPU sees a clock pulse. Decreasing the amount of time between the core supply power up and the I/O supply power up can minimize the effects of this current draw.

A dual-power supply with simultaneous sequencing, such as available with TPS563xx controllers or PT69xx plug-in power modules, can be used to eliminate the delay between core and I/O power up [see the *Using the TPS56300 to Power DSPs* application report (literature number SLVA088)]. A Schottky diode can also be used to tie the core rail to the I/O rail, effectively pulling up the I/O power supply to a level that can help initialize the logic within the DSP.

Core and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize inductance and resistance in the power delivery path. Additionally, when designing for high-performance applications utilizing the C6000™ platform of DSPs, the PC board should include separate power planes for core, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors.

SPRS148 - AUGUST 2000

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Supply voltage range, CV _{DD} (see Note 1)	 – 0.3 V to 2.3 V
Supply voltage range, DV _{DD} (see Note 1)	 . -0.3 V to 4 V
Input voltage range	 . -0.3 V to 4 V
Output voltage range	 0.3 V to 4 V
Operating case temperature range, T _C	 0°C to 90°C
Storage temperature range, Teta	 -65°C to 150°C

NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

			MIN	NOM	MAX	UNIT
CV _{DD}	Supply voltage, Core		1.71	1.8	1.89	V
DV_{DD}	Supply voltage, I/O		3.14	3.3	3.46	V
VSS	Supply ground		0	0	0	V
VIH	High-level input voltage		2			V
V_{IL}	Low-level input voltage				0.8	V
	High level entent entent	All signals except CLKOUT1, CLKOUT2, and ECLKOUT			-4	mA
ЮН	High-level output current	CLKOUT1, CLKOUT2, and ECLKOUT			-8	mA
	Law law law at a street	All signals except CLKOUT1, CLKOUT2, and ECLKOUT			4	mA
IOL	Low-level output current	CLKOUT1, CLKOUT2, and ECLKOUT			8	mA
T_{C}	Operating case temperature		0		90	°C

electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [‡]	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	$DV_{DD} = MIN, I_{OH} = MAX$	2.4			V
VOL	Low-level output voltage	$DV_{DD} = MIN, I_{OL} = MAX$			0.6	V
lį	Input current	$V_I = V_{SS}$ to DV_{DD}			±150	uA
loz	Off-state output current	$V_O = DV_{DD}$ or 0 V			±10	uA
I _{DD2V}	Supply current, CPU + CPU memory access§	CV _{DD} = NOM, CPU clock = 100 MHz		TBD		mA
I _{DD2V}	Supply current, peripherals§	CV _{DD} = NOM, CPU clock = 100 MHz		TBD		mA
I _{DD3V}	Supply current, I/O pins§	DV _{DD} = NOM, CPU clock = 100 MHz		TBD		mA
Ci	Input capacitance				7	pF
Co	Output capacitance				7	pF


[‡] For test conditions shown as MIN, MAX, or NOM, use the appropriate value specified in the recommended operating conditions table.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[§] Measured with average activity (50% high/50% low power). For more details on CPU, peripheral, and I/O activity, see the *TMS320C6000 Power Consumption Summary* application report (literature number SPRA486).

PARAMETER MEASUREMENT INFORMATION



Where: I_{OL} = 2 mA I_{OH} = 2 mA V_{comm} = 0.8 V

C_T = 10–15-pF typical load-circuit capacitance

Figure 7. Test Load Circuit for AC Timing Measurements

signal transition levels

All input and output timing parameters are referenced to 1.5 V for both "0" and "1" logic levels.



Figure 8. Input and Output Voltage Reference Levels for ac Timing Measurements

All rise and fall transition timing parameters are referenced to 20% for "0" logic levels (low) and 80% for "1" logic levels (high) of V_{IH} or V_{OH} .




Figure 9. Rise and Fall Transition Time Voltage Reference Levels

[†] Typical distributed load circuit capacitance

INPUT AND OUTPUT CLOCKS

timing requirements for CLKIN^{†‡§} (see Figure 10)

			-100				
NO.			CLKMOD	E = x4	CLKMOD	E = x1	UNIT
			MIN	MAX	MIN	MAX	
1	tc(CLKIN)	Cycle time, CLKIN	40		10		ns
2	tw(CLKINH)	Pulse duration, CLKIN high	0.4C		0.45C		ns
3	tw(CLKINL)	Pulse duration, CLKIN low	0.4C		0.45C		ns
4	t _t (CLKIN)	Transition time, CLKIN		5		1	ns

[†] The reference points for the rise and fall transitions are measured at 20% and 80% of VIH.

[§] Minimum period on CLKIN is tested at 4x mode with ECLKIN = 1/4 CLKIN.




Figure 10. CLKIN Timings

switching characteristics over recommended operating conditions for CLKOUT1 $\| \| \|$ (see Figure 11)

				-100)		
NO.		PARAMETER	CLKMO	DE = x4	CLKMO	DE = x1	UNIT
			MIN	MAX	MIN	MAX	
1	tc(CKO1)	Cycle time, CLKOUT1	P - 0.7	P + 0.7	P - 0.7	P + 0.7	ns
2	tw(CKO1H)	Pulse duration, CLKOUT1 high	(P/2) - 0.7	(P/2) + 0.7	PH – 0.7	PH + 0.7	ns
3	tw(CKO1L)	Pulse duration, CLKOUT1 low	(P/2) - 0.7	(P/2) + 0.7	PL - 0.7	PL + 0.7	ns
4	t _t (CKO1)	Transition time, CLKOUT1		0.6		0.6	ns

 $[\]P$ The reference points for the rise and fall transitions are measured at 20% and 80% of V_{OH}.

^{||} P = 1/CPU clock frequency in nanoseconds (ns)




Figure 11. CLKOUT1 Timings

 $[\]ddagger$ C = CLKIN cycle time in ns. For example, when CLKIN frequency is 10 MHz, use C = 100 ns.

[#]PH is the high period of CLKIN in ns and PL is the low period of CLKIN in ns.

INPUT AND OUTPUT CLOCKS (CONTINUED)

switching characteristics over recommended operating conditions for CLKOUT2^{†‡} (see Figure 12)

		PARAMETER		-100		
NO.		PARAMETER	MIN	MAX	UNIT	
1	t _C (CKO2)	Cycle time, CLKOUT2	2P - 0.7	2P + 0.7	ns	
2	tw(CKO2H)	Pulse duration, CLKOUT2 high	P – 0.7	P + 0.7	ns	
3	tw(CKO2L)	Pulse duration, CLKOUT2 low	P – 0.7	P + 0.7	ns	
4	t _t (CKO2)	Transition time, CLKOUT2		0.6	ns	

 $[\]dagger$ P = 1/CPU clock frequency in ns

 $[\]ddagger$ The reference points for the rise and fall transitions are measured at 20% and 80% of V_{OH}.




Figure 12. CLKOUT2 Timings

timing requirements for ECLKIN§¶ (see Figure 13)

			-100		
NO.			MIN	MAX	UNIT
1	t _c (EKI)	Cycle time, ECLKIN	15		ns
2	tw(EKIH)	Pulse duration, ECLKIN high	6.8		ns
3	tw(EKIL)	Pulse duration, ECLKIN low	6.8		ns
4	t _t (EKI)	Transition time, ECLKIN		3	ns

[§] The reference points for the rise and fall transitions are measured at 20% and 80% of V_{IH}.

[¶] Minimum period on ECLKIN is tested with CLKIN = ECLKIN.




Figure 13. ECLKIN Timings

INPUT AND OUTPUT CLOCKS (CONTINUED)

switching characteristics over recommended operating conditions for ECLKOUT^{†‡§} (see Figure 14)

No		PARAMETER		-100		
NO.		PARAMETER	MIN	MAX	UNIT	
1	t _C (EKO)	Cycle time, ECLKOUT	E - 0.7	E + 0.7	ns	
2	tw(EKOH)	Pulse duration, ECLKOUT high	EH – 0.7	EH + 0.7	ns	
3	tw(EKOL)	Pulse duration, ECLKOUT low	EL - 0.7	EL + 0.7	ns	
4	t _t (EKO)	Transition time, ECLKOUT		0.6	ns	
5	t _d (EKIH-EKOH)	Delay time, ECLKIN high to ECLKOUT high	1	7	ns	
6	td(EKIL-EKOL)	Delay time, ECLKIN low to ECLKOUT low	1	7	ns	

[†] The reference points for the rise and fall transitions are measured at 20% and 80% of V_{OH}.

[§] EH is the high period of ECLKIN in ns and EL is the low period of ECLKIN in ns.




Figure 14. ECLKOUT Timings

[‡] E = ECLKIN period in ns

PRODUCT PREVIEW

ASYNCHRONOUS MEMORY TIMING

timing requirements for asynchronous memory cycles^{†‡} (see Figure 15–Figure 16)

NO			-10	00	
NO.			MIN	MAX	UNIT
3	t _{su} (EDV-AREH)	Setup time, EDx valid before ARE high	13		ns
4	th(AREH-EDV)	Hold time, EDx valid after ARE high	1		ns
6	t _{su(ARDY-EKOH)}	Setup time, ARDY valid before ECLKOUT high	6		ns
7	th(EKOH-ARDY)	Hold time, ARDY valid after ECLKOUT high	1		ns

[†] To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. The ARDY signal is recognized in the cycle for which the setup and hold time is met. To use ARDY as an asynchronous input, the pulse width of the ARDY signal should be wide enough (e.g., pulse width = 2E) to ensure setup and hold time is met.


switching characteristics over recommended operating conditions for asynchronous memory cycles^द (see Figure 15–Figure 16)

No		DADAMETED			UNIT
NO.		PARAMETER	MIN	MAX	UNII
1	tosu(SELV-AREL)	Output setup time, select signals valid to ARE low	RS * E – 3		ns
2	toh(AREH-SELIV)	Output hold time, ARE high to select signals invalid	RH * E – 3		ns
5	td(EKOH-AREV)	Delay time, ECLKOUT high to ARE vaild	1.5	11	ns
8	tosu(SELV-AWEL)	Output setup time, select signals valid to AWE low	WS * E - 3		ns
9	toh(AWEH-SELIV)	Output hold time, AWE high to select signals invalid	WH * E – 3		ns
10	td(EKOH-AWEV)	Delay time, ECLKOUT high to AWE vaild	1.5	11	ns

[‡]RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers.

[‡]RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers.


[§] E = ECLKOUT period in ns Select signals include: \overline{CEx} , $\overline{BE[3:0]}$, $\overline{EA[21:2]}$, \overline{AOE} ; and for writes, include ED[15:0].



 \dagger $\overline{AOE}/\overline{SDRAS}/\overline{SSOE}$, $\overline{ARE}/\overline{SDCAS}/\overline{SSADS}$, and $\overline{AWE}/\overline{SDWE}/\overline{SSWE}$ operate as \overline{AOE} (identified under select signals), \overline{ARE} , and \overline{AWE} , respectively, during asynchronous memory accesses.

Figure 15. Asynchronous Memory Read Timing

ASYNCHRONOUS MEMORY TIMING (CONTINUED)



[†] AOE/SDRAS/SSOE, ARE/SDCAS/SSADS, and AWE/SDWE/SSWE operate as AOE (identified under select signals), ARE, and AWE, respectively, during asynchronous memory accesses.

Figure 16. Asynchronous Memory Write Timing



SYNCHRONOUS-BURST MEMORY TIMING

timing requirements for synchronous-burst SRAM cycles[†] (see Figure 17)

			-10	00	
NO.			MIN	MAX	UNIT
6	t _{su} (EDV-EKOH)	Setup time, read EDx valid before ECLKOUT high	6		ns
7	th(EKOH-EDV)	Hold time, read EDx valid after ECLKOUT high	1		ns

[†] The C6712 SBSRAM interface takes advantage of the internal burst counter in the SBSRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow.


switching characteristics over recommended operating conditions for synchronous-burst SRAM cycles^{†‡} (see Figure 17 and Figure 18)

NO		DADAMETED	-10	-100	
NO.		PARAMETER	MIN	MAX	UNIT
1	td(EKOH-CEV)	Delay time, ECLKOUT high to CEx valid	1.5	11	ns
2	td(EKOH-BEV)	Delay time, ECLKOUT high to BEx valid		11	ns
3	t _d (EKOH-BEIV)	Delay time, ECLKOUT high to BEx invalid	1.5		ns
4	td(EKOH-EAV)	Delay time, ECLKOUT high to EAx valid		11	ns
5	td(EKOH-EAIV)	Delay time, ECLKOUT high to EAx invalid	1.5		ns
8	td(EKOH-ADSV)	Delay time, ECLKOUT high to ARE/SDCAS/SSADS valid	1.5	11	ns
9	td(EKOH-OEV)	Delay time, ECLKOUT high to, AOE/SDRAS/SSOE valid	1.5	11	ns
10	td(EKOH-EDV)	Delay time, ECLKOUT high to EDx valid		11	ns
11	td(EKOH-EDIV)	Delay time, ECLKOUT high to EDx invalid	1.5		ns
12	t _d (EKOH-WEV)	Delay time, ECLKOUT high to AWE/SDWE/SSWE valid	1.5	11	ns

[†] The C6712 SBSRAM interface takes advantage of the internal burst counter in the SBSRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow. ‡ ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.




SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)



[†] ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

Figure 17. SBSRAM Read Timing



[†] ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

Figure 18. SBSRAM Write Timing



SYNCHRONOUS DRAM TIMING

timing requirements for synchronous DRAM cycles[†] (see Figure 19)

NO		-10	00	
NO.		MIN	MAX	UNIT
6	t _{su(EDV-EKOH)} Setup time, read EDx valid before ECLKOUT high	6		ns
7	th(EKOH-EDV) Hold time, read EDx valid after ECLKOUT high	1		ns

[†] The C6712 SDRAM interface takes advantage of the internal burst counter in the SDRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow.


switching characteristics over recommended operating conditions for synchronous DRAM cycles^{†‡} (see Figure 19–Figure 25)

NO.	PARAMETER		-100		
			MIN	MAX	UNIT
1	td(EKOH-CEV)	Delay time, ECLKOUT high to CEx valid	1.5	11	ns
2	td(EKOH-BEV)	Delay time, ECLKOUT high to BEx valid		11	ns
3	td(EKOH-BEIV)	Delay time, ECLKOUT high to BEx invalid	1.5		ns
4	td(EKOH-EAV)	Delay time, ECLKOUT high to EAx valid		11	ns
5	td(EKOH-EAIV)	Delay time, ECLKOUT high to EAx invalid	1.5		ns
8	td(EKOH-CASV)	Delay time, ECLKOUT high to ARE/SDCAS/SSADS valid	1.5	11	ns
9	td(EKOH-EDV)	Delay time, ECLKOUT high to EDx valid		11	ns
10	td(EKOH-EDIV)	Delay time, ECLKOUT high to EDx invalid	1.5		ns
11	td(EKOH-WEV)	Delay time, ECLKOUT high to AWE/SDWE/SSWE valid	1.5	11	ns
12	td(EKOH-RAS)	Delay time, ECLKOUT high to, AOE/SDRAS/SSOE valid	1.5	11	ns

[†] The C6712 SDRAM interface takes advantage of the internal burst counter in the SDRAM. Accesses default to incrementing 4-word bursts, but random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous data flow.

[‡]ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.


SYNCHRONOUS DRAM TIMING (CONTINUED)



[†] ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 19. SDRAM Read Command (CAS Latency 3)

SYNCHRONOUS DRAM TIMING (CONTINUED)




[†] ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 20. SDRAM Write Command




SYNCHRONOUS DRAM TIMING (CONTINUED)



[†] ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 21. SDRAM ACTV Command




[†] ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 22. SDRAM DCAB Command




SYNCHRONOUS DRAM TIMING (CONTINUED)



[†] ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 23. SDRAM DEAC Command




[†] ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 24. SDRAM REFR Command



SYNCHRONOUS DRAM TIMING (CONTINUED)



[†] ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE operate as SDCAS, SDWE, and SDRAS, respectively, during SDRAM accesses.

Figure 25. SDRAM MRS Command



HOLD/HOLDA TIMING

timing requirements for the HOLD/HOLDA cycles[†] (see Figure 26)

No	D		
NO.			UNIT
3	toh(HOLDAL-HOLDL) Hold time, HOLD low after HOLDA low	Е	ns


[†]E = ECLKIN period in ns

switching characteristics over recommended operating conditions for the HOLD/HOLDA cycles†‡ (see Figure 26)

NO.		PARAMETER	-1(-1		UNIT
			MIN	MAX	
1	^t d(HOLDL-EMHZ)	Delay time, HOLD low to EMIF Bus high impedance	2E	§	ns
2	^t d(EMHZ-HOLDAL)	Delay time, EMIF Bus high impedance to HOLDA low	0	2E	ns
4	^t d(HOLDH-EMLZ)	Delay time, HOLD high to EMIF Bus low impedance	2E	7E	ns
5	^t d(EMLZ-HOLDAH)	Delay time, EMIF Bus low impedance to HOLDA high	0	2E	ns

[†]E = ECLKIN period in ns

[§] All pending EMIF transactions are allowed to complete before HOLDA is asserted. If no bus transactions are occurring, then the minimum delay time can be achieved. Also, bus hold can be indefinitely delayed by setting NOHOLD = 1.



[†] EMIF Bus consists of CE[3:0], BE[3:0], ED[15:0], EA[21:2], ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE.

Figure 26. HOLD/HOLDA Timing

[‡] EMIF Bus consists of CE[3:0], BE[3:0], ED[15:0], EA[21:2], ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE/SDWE/SSWE.

BUSREQ TIMING

switching characteristics over recommended operating conditions for the BUSREQ cycles (see Figure 27)

NO	PARAMETER —		-100			
NO.			MAX	UNIT		
1	td(EKOH-BUSRV) Delay time, ECLKOUT high to BUSREQ valid	2	11	ns		




Figure 27. BUSREQ Timing

RESET TIMING

timing requirements for reset[†] (see Figure 28)

No.			-10	00	
NO.			MIN	MAX	UNIT
		Width of the RESET pulse (PLL stable)‡	10P		ns
1	tw(RST)	Width of the RESET pulse (PLL needs to sync up)§	250		μs
14	tsu(BOOT)	Setup time, BOOTMODE[1:0] configuration bits valid before RESET high	2P		ns
15	th(BOOT)	Hold time, BOOTMODE[1:0] configuration bits valid after RESET high	2P		ns

 $[\]dot{T}$ P = 1/CPU clock frequency in ns. For example, when running parts at 100 MHz, use P = 10 ns.

switching characteristics over recommended operating conditions during reset 11# (see Figure 28)

		DADAMETER			
NO.	PARAMETER		MIN	MAX	UNIT
2	td(RSTL-ECKI)	Delay time, RESET low to ECLKIN synchronized internally	2P + 3E	3P + 4E	ns
3	td(RSTH-ECKI)	Delay time, RESET high to ECLKIN synchronized internally	2P + 3E	3P + 4E	ns
4	td(RSTL-EMIFZHZ)	Delay time, RESET low to EMIF Z group high impedance	2P + 3E		ns
5	td(RSTH-EMIFZV)	Delay time, RESET high to EMIF Z group valid		3P + 4E	ns
6	td(RSTL-EMIFHIV)	Delay time, RESET low to EMIF high group invalid	2P + 3E		ns
7	td(RSTH-EMIFHV)	Delay time, RESET high to EMIF high group valid		3P + 4E	ns
8	td(RSTL-EMIFLIV)	Delay time, RESET low to EMIF low group invalid	2P + 3E		ns
9	td(RSTH-EMIFLV)	Delay time, RESET high to EMIF low group valid		3P + 4E	ns
12	td(RSTL-ZHZ)	Delay time, RESET low to Z group high impedance	2P		ns
13	td(RSTH-ZV)	Delay time, RESET high to Z group valid	2P		ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 100 MHz, use P = 10 ns.

EMIF Z group consists of: EA[21:2], ED[15:0], CE[3:0], BE[3:0], ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE/SDRAS/SSOE

EMIF high group consists of: HOLDA EMIF low group consists of: BUSREQ

Z group consists of: CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, FSR1, TOUT0, and TOUT1.




[‡] This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x4 when CLKIN and PLL are stable.

[§] This parameter applies to CLKMODE x4 only (it does not apply to CLKMODE x1). The RESET signal is not connected internally to the clock PLL circuit. The PLL, however, may need up to 250 µs to stabilize following device power up or after PLL configuration has been changed. During that time, RESET must be asserted to ensure proper device operation. See the clock PLL section for PLL lock times.

 $[\]P$ E = ECLKIN period in ns

RESET TIMING (CONTINUED)



 $\begin{tabular}{ll} \uparrow EMIF Z group consists of: & $\underline{EA[21:2]}$, $ED[15:0]$, $\overline{CE[3:0]}$, $\overline{BE[3:0]}$, $\overline{ARE/SDCAS/SSADS}$, $\overline{AWE/SDWE/SSWE}$, and $\overline{AOE/SDRAS/SSOE}$. \\ \end{tabular}$

EMIF high group consists of: HOLDA EMIF low group consists of: BUSREQ

Z group consists of: CLKX0, CLKX1, FSX0, FSX1, DX0, DX1, CLKR0, CLKR1, FSR0, FSR1, TOUT0, and TOUT1.

Figure 28. Reset Timing

EXTERNAL INTERRUPT TIMING

timing requirements for external interrupts[†] (see Figure 29)

No			-100		
NO.		MIN	MAX	UNIT	
1	t _W (ILOW) Width of the interrupt pulse low	2E		ns	
2	t _W (IHIGH) Width of the interrupt pulse high	2E		ns	

[†]E = ECLKIN period in ns




Figure 29. External/NMI Interrupt Timing

MULTICHANNEL BUFFERED SERIAL PORT TIMING

timing requirements for McBSP^{†‡} (see Figure 30)

				-10	0		
NO.				MIN	MAX	UNIT	
2	t _C (CKRX)	Cycle time, CLKR/X	CLKR/X ext	4P§		ns	
3	tw(CKRX)	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X ext	P – 1		ns	
_	4	Cative time automost ECD high hafara CLVD law.	CLKR int	20		ne	
5	tsu(FRH-CKRL)	Setup time, external FSR high before CLKR low	CLKR ext	1		ns	
		(CKRL-FRH) Hold time, external FSR high after CLKR low	CLKR int	6			
6	th(CKRL-FRH)		CLKR ext	3		ns	
		Octor for DD wildle for OHAD love	CLKR int	22			
7	tsu(DRV-CKRL)	Setup time, DR valid before CLKR low	CLKR ext	3		ns	
		Held Core DD collection OLVD Inc.	CLKR int	3			
8	th(CKRL-DRV)	Hold time, DR valid after CLKR low	CLKR ext	4		ns	
40		Octor for contrared FOV bight before OHVV by	CLKX int	23			
10	tsu(FXH-CKXL)	Setup time, external FSX high before CLKX low	CLKX ext	1		ns	
44		Held for a series of FOV bink of the OLIVY loss	CLKX int	6			
11	th(CKXL-FXH)	Hold time, external FSX high after CLKX low	CLKX ext	3		ns	

[†] CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted. ‡ P = 1/CPU clock frequency in ns.

[§] The maximum bit rate for McBSP-to-McBSP communications is 25 MHz; therefore, the minimum CLKR/X clock cycle is either four times the CPU cycle time (4P), or 40 ns (25 MHz), whichever value is larger. For example, when running parts at 100 MHz (P = 10 ns), use 40 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). The maximum bit rate for McBSP-to-McBSP communications applies to the following hardware configuration: the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.

switching characteristics over recommended operating conditions for McBSP^{†‡} (see Figure 30)

	•	-	_	-		
NO.		PARAMETER		-10 MIN	00 MAX	UNIT
1	td(CKSH-CKRXH)	Delay time, CLKS high to CLKR/X high for internal CLKR/X CLKS input	generated from	4	26	ns
2	t _C (CKRX)	Cycle time, CLKR/X	CLKR/X int	4P§¶		ns
3	tw(CKRX)	Pulse duration, CLKR/X high or CLKR/X low	CLKR/X int	C – 1#	C + 1#	ns
4	td(CKRH-FRV)	Delay time, CLKR high to internal FSR valid	CLKR int	-11	3	ns
		B. I. S. OHWILL I. J. FOW III	CLKX int	-11	3	
9	td(CKXH-FXV)	Delay time, CLKX high to internal FSX valid	CLKX ext	3	9	ns
40		Disable time, DX high impedance following last data bit	CLKX int	-9	4	
12	^t dis(CKXH-DXHZ)	from CLKX high	CLKX ext	3	9	ns
40	l.	Deleviting OHKV bish to DV collid	CLKX int	-9+ Dll	4 + Dll	
13	^t d(CKXH-DXV)	Delay time, CLKX high to DX valid	CLKX ext	3 + D	19 + D	ns
		Delay time, FSX high to DX valid	FSX int	-1	3	
14	td(FXH-DXV)	ONLY applies when in data delay 0 (XDATDLY = 00b) mode	FSX ext	3	9	ns

[†] CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also inverted. ‡ Minimum delay times also represent minimum output hold times.

 $^{\#}C = HorL$

- S = sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)
 - sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)
- CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even
 - = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
- L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even
 - = (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the 25 MHz limit.

- Extra delay from CLKX high to DX valid applies only to the first data bit of a device, if and only if DXENA = 1 in SPCR.
- D = extra delay from CLKX high to DX vaild = 0 if DXENA = 0
 - = extra delay from CLKX high to DX vaild = 2P if DXENA = 1

[§] P = 1/CPU clock frequency in ns. For example, when running parts at 100 MHz, use P = 10 ns.

The maximum bit rate for McBSP-to-McBSP communications is 25 MHz; therefore, the minimum CLKR/X clock cycle is either four times the CPU cycle time (4P), or 40 ns (25 MHz), whichever value is larger. For example, when running parts at 100 MHz (P = 10 ns), use 40 ns as the minimum CLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). The maximum bit rate for McBSP-to-McBSP communications applies to the following hardware configuration: the serial port is a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM = 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.




Figure 30. McBSP Timings

timing requirements for FSR when GSYNC = 1 (see Figure 31)

No			-100		
NO.		MIN	MAX	UNIT	
1	t _{SU} (FRH-CKSH) Setup time, FSR high before CLKS high	4		ns	
2	th(CKSH-FRH) Hold time, FSR high after CLKS high	4		ns	




Figure 31. FSR Timing When GSYNC = 1

MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 32)

			-100				
NO.		MAS	TER	SLA\	/E	UNIT	
		MIN	MAX	MIN	MAX		
4	tsu(DRV-CKXL) Setup time, DR valid before CLKX low	26		2 – 6P		ns	
5	th(CKXL-DRV) Hold time, DR valid after CLKX low	4		6 + 12P		ns	

 $^{^\}dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 100 MHz, use P = 10 ns.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0^{+} (see Figure 32)

NO.		PARAMETER	MAST	ΓER§	SL	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	th(CKXL-FXL)	Hold time, FSX low after CLKX low¶	T – 9	T + 9			ns
2	td(FXL-CKXH)	Delay time, FSX low to CLKX high#	L-9	L+9			ns
3	td(CKXH-DXV)	Delay time, CLKX high to DX valid	-9	9	6P + 4	10P + 20	ns
6	tdis(CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	L-9	L+9			ns
7	tdis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			2P + 3	6P + 20	ns
8	td(FXL-DXV)	Delay time, FSX low to DX valid			4P + 2	8P + 20	ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 100 MHz, use P = 10 ns.

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§]S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

T = CLKX period = (1 + CLKGDV) * S

[¶] FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

[#]FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 32. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0

timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $0^{\dagger \ddagger}$ (see Figure 33)

			-100			
NO.		MAS	TER	SLAV	/E	UNIT
		MIN	MAX	MIN	MAX	
4	t _{SU(DRV-CKXH)} Setup time, DR valid before CLKX high	26		2 – 6P		ns
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		6 + 12P		ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 100 MHz, use P = 10 ns.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, $CLKXP = 0^{+}$ (see Figure 33)

	PARAMETER						
NO.			MAST	TER§	SL	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	th(CKXL-FXL)	Hold time, FSX low after CLKX low¶	L – 9	L + 9			ns
2	td(FXL-CKXH)	Delay time, FSX low to CLKX high#	T – 9	T + 9			ns
3	td(CKXL-DXV)	Delay time, CLKX low to DX valid	-9	9	6P + 4	10P + 20	ns
6	tdis(CKXL-DXHZ)	Disable time, DX high impedance following last data bit from CLKX low	-9	9	6P + 3	10P + 20	ns
7	t _d (FXL-DXV)	Delay time, FSX low to DX valid	H – 9	H + 9	4P + 2	8P + 20	ns

 $[\]dagger P = 1/CPU$ clock frequency in ns. For example, when running parts at 100 MHz, use P = 10 ns.

T = CLKX period = (1 + CLKGDV) * S

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[#]FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 33. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0



For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§] S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

[¶] FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1^{†‡} (see Figure 34)

			-100				
NO.		MAS	TER	SLA	/E	UNIT	
		MIN	MAX	MIN	MAX		
4	tsu(DRV-CKXH) Setup time, DR valid before CLKX high	26		2 – 6P		ns	
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		6 + 12P		ns	

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 100 MHz, use P = 10 ns.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1^{+} (see Figure 34)

NO.	PARAMETER		MAS	ΓER§	SLAVE		UNIT
			MIN	MAX	MIN	MAX	
1	th(CKXH-FXL)	Hold time, FSX low after CLKX high¶	T – 9	T + 9			ns
2	td(FXL-CKXL)	Delay time, FSX low to CLKX low#	H-9	H + 9			ns
3	td(CKXL-DXV)	Delay time, CLKX low to DX valid	-9	9	6P + 4	10P + 20	ns
6	tdis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	H – 9	H + 9			ns
7	tdis(FXH-DXHZ)	Disable time, DX high impedance following last data bit from FSX high			2P + 3	6P + 20	ns
8	td(FXL-DXV)	Delay time, FSX low to DX valid			4P + 2	8P + 20	ns

 $[\]dagger$ P = 1/CPU clock frequency in ns. For example, when running parts at 100 MHz, use P = 10 ns.

T = CLKX period = (1 + CLKGDV) * S

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§]S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

[#]FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 34. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1

timing requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $1^{+\ddagger}$ (see Figure 35)

			-100				
NO.		MAS	TER	SLA	/E	UNIT	
		MIN	MAX	MIN	MAX		
4	tsu(DRV-CKXH) Setup time, DR valid before CLKX high	26		2 – 6P		ns	
5	th(CKXH-DRV) Hold time, DR valid after CLKX high	4		6 + 12P		ns	

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 100 MHz, use P = 10 ns.

switching characteristics over recommended operating conditions for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = $1^{\dagger \ddagger}$ (see Figure 35)

	PARAMETER						
NO.			MAST	ΓER§	SL	AVE	UNIT
			MIN	MAX	MIN	MAX	
1	th(CKXH-FXL)	Hold time, FSX low after CLKX high¶	H – 9	H + 9			ns
2	td(FXL-CKXL)	Delay time, FSX low to CLKX low#	T – 9	T + 9			ns
3	td(CKXH-DXV)	Delay time, CLKX high to DX valid	-9	9	6P + 4	10P + 20	ns
6	tdis(CKXH-DXHZ)	Disable time, DX high impedance following last data bit from CLKX high	-9	9	6P + 3	10P + 20	ns
7	td(FXL-DXV)	Delay time, FSX low to DX valid	L-9	L + 9	4P + 2	8P + 20	ns

 $[\]uparrow$ P = 1/CPU clock frequency in ns. For example, when running parts at 100 MHz, use P = 10 ns.

T = CLKX period = (1 + CLKGDV) * S

H = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

L = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even

= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero

CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP

CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[‡] For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.

[§]S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)

⁼ Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)

[¶] FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX and FSR is inverted before being used internally.

[#]FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock (CLKX).




Figure 35. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1

TIMER TIMING

timing requirements for timer inputs[†] (see Figure 36)

NO		-10		
NO.			MAX	UNIT
1	t _W (TINPH) Pulse duration, TINP high	2P		ns
2	t _W (TINPL) Pulse duration, TINP low	2P		ns

 $^{^{\}dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 100 MHz, use P = 10 ns.

switching characteristics over recommended operating conditions for timer outputs[†] (see Figure 36)

NO	PARAMETER		-100		
NO.			MIN	MAX	UNIT
3	tw(TOUTH)	Pulse duration, TOUT high	4P-3		ns
4	tw(TOUTL)	Pulse duration, TOUT low	4P-3		ns

 $[\]overline{\dagger}$ P = 1/CPU clock frequency in ns. For example, when running parts at 100 MHz, use P = 10 ns.




Figure 36. Timer Timing

JTAG TEST-PORT TIMING

timing requirements for JTAG test port (see Figure 37)

NO			-10	00	
NO.			MIN	MAX	UNIT
1	t _C (TCK)	Cycle time, TCK	35		ns
3	tsu(TDIV-TCKH)	Setup time, TDI/TMS/TRST valid before TCK high	10		ns
4	th(TCKH-TDIV)	Hold time, TDI/TMS/TRST valid after TCK high	9		ns

switching characteristics over recommended operating conditions for JTAG test port (see Figure 37)

No.	DADAMETED		-10			
N	NO.	PARAMETER		MIN	MAX	UNIT
2	/	td(TCKL-TDOV)	Delay time, TCK low to TDO valid	-3	18	ns





Figure 37. JTAG Test-Port Timing

MECHANICAL DATA

GFN (S-PBGA-N256)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

thermal resistance characteristics (S-PBGA package)

NO		°C/W	Air Flow LFPM†
1	R⊖ _{JC} Junction-to-case	6.4	N/A
2	R⊖JA Junction-to-free air	25.2	0
3	R⊖ _{JA} Junction-to-free air	23.1	100
4	R⊖ _{JA} Junction-to-free air	21.9	250
5	R⊖ _{JA} Junction-to-free air	20.6	500

†LFPM = Linear Feet Per Minute



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated