SPSS028A - MAY 2000 - REVISED JUNE 2000

- Advanced, Integrated Speech Synthesizer for High-Quality Sound
- Operates up to 12.32 MHz (Performs up to 12 MIPS)
- Very Low-Power Operation, Ideal for Hand-Held Devices
- Low-Voltage Operation, Sustainable by Three (3) Batteries
- Reduced Power Standby Modes, Less Than 10 μA in Deep-Sleep Mode
- Supports High-Quality Synthesis Algorithms such as MELP, CELP, LPC, FM and ADPCM
- Slave Mode Enables Hours of Speech Using an External Processor and Memory
- Master Mode Allows 6.8 Mins of Speech Onboard

- 16 General-Purpose I/O Pins (in Master Mode) or 4 General-Purpose I/O Pins (in Slave Mode)
- Resistor-Trimmed Oscillator or 32.768-kHz Crystal Reference Oscillator
- Slave Interface Logic
- Contains 32K-Words On-Board ROM (2K Words Reserved)
- 640-Word RAM
- Direct Speaker Drive (32 Ω) (PDM)
- One-Bit Comparator with Edge Detection Interrupt Service
- Serial Scan Port for In-Circuit Emulation, Monitor, and Test
- Available in Die Form or 64-Pin PM Package
- An Emulator Board (EPC50C604) is Available for Code Development in Slave Mode

### description

The MSP50C604 ('C604) is a low-cost, mixed-signal processor that combines a speech synthesizer with a dedicated slave interface logic, general-purpose I/O, on-board ROM, and direct speaker-drive in a single package. The computational unit uses a powerful new DSP that gives the 'C604 unprecedented speed and computational flexibility compared with previous devices of its type. The 'C604 supports a variety of speech and audio coding algorithms, providing a range of options with respect to speech duration and sound quality.

The device consists of a micro-DSP core, embedded program and data memory, and a self-contained clock generation system. General-purpose periphery is comprised of 16 bits of partially configurable I/O.

The core processor is a general-purpose 16-bit microcontroller with DSP capability. The basic core block includes a computational unit (CU), data address unit, program address unit, two timers, eight-level interrupt processor, and several system and control registers. The core processor gives the 'C604 break-point capability in emulation.

The processor is a Harvard type for efficient DSP algorithm execution, separating program and data memory blocks to permit simultaneous access. The ROM has a protection scheme to prevent third-party pirating. It is configured in 32K 17-bit words.

The total ROM space is divided into two areas: 1) The lower 2K words are reserved by Texas Instruments for a built-in self-test 2) The upper 30K is for user program and data space.

The data memory is internal static RAM. The RAM is configured in 640 17-bit words. All memories are designed to consume minimum power at a given system clock and algorithm acquisition frequency.

A flexible clock generation system enables the software to control the clock over a wide frequency range. The implementation uses a phase-locked loop (PLL) circuit that drives the processor clock at a selectable frequency between the minimum and maximum achievable. Selectable frequencies for the processor clock are spaced apart in 65.536-kHz steps. The PLL clock-reference is also selectable; either a resistor-trimmed oscillator or a crystal-referenced oscillator may be used. Internal and external clock sources are controlled separately to provide different levels of power management.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Copyright © 2000, Texas Instruments Incorporated

SPSS028A - MAY 2000 - REVISED JUNE 2000

### description (continued)

The periphery consists of two 8-bit-wide general-purpose I/O ports when operating in master mode, or four general-purpose I/O pins in slave mode. In the master mode, the bidirectional I/O can be configured under software control as either high-impedance inputs or as totem-pole output. They are controlled via addressable I/O registers. These features make the input port especially useful as a key-scan interface. Slave mode consists of four general-purpose I/O, four control pins, and eight bidirectional data pins.

A simple one-bit comparator is also included in the periphery. The comparator is enabled by a control register, and its access is shared with two pins in one general-purpose I/O port. Rounding out the 'C604 periphery is a built-in pulse-density-modulated DAC (digital-to-analog converter) with direct speaker-drive capability. The following block diagram gives an overview of the 'C604 functionality.

### functional block diagram





### functional description

The 'C604 is a member of the MSP50C6xx family, which is based on the MSP50C614 core. For specific details about the core operations, instruction sets, register definitions, port configuration, etc., please consult the MSP50C614 user's guide (SPSU014).

The 'C604 can be used as a slave synthesizer in slave mode or can operate stand-alone in master mode. The slave mode activates logic circuitry internal to the device that gives the device a dedicated slave interface. The slave or master mode is controlled by the bit 0 of the Port G (PG0). By default the device initially starts in slave mode. To change to master mode write a 0x01 to G port 0 (0x2C). To change back to slave mode write a 0x00 to port G bit 0 (0x2C).

#### master mode

In master mode, the slave logic circuitry is disabled and 'C604 has 16 general-purpose I/Os. These 16 input/output pins are organized as 2-byte-wide ports (C and D), initialized as inputs. Each of the pins can be configured as a totem-pole output or as a high-impedance input by setting or clearing the appropriate bit in the appropriate control register (0x14, 0x1C). When configured as an output, the data driven by the output pin can be controlled by setting or clearing the appropriate bit in the appropriate data register (0x10, 0x18). Whether configured as input or as output, reading the data port reads the actual state of the pin.

External interrupts can be caused by transitions on pins PD2, PD3, PD4, and PD5 in the master mode. These interrupts are supported whether the pins are programmed as inputs or outputs.

#### slave mode

In slave mode, the slave logic circuitry is enabled allowing the device to have a dedicated slave interface. In this mode, only four pins of port D (PD4–PD7) are available as general-purpose I/O while the remaining pins (PD0–PD3) are redefined as INRDY, OUTRDY, STROBE and R/W. These pins are used to operate the slave interface. The 'C604 controls the INRDY and OUTRDY pins to let the external microcontroller know when the slave is ready to accept or transmit data. The external microcontroller controls the R/W and STROBE pins of 'C604 to sequence the read/write data flow. Each read or write sequence generates an interrupt that needs to be serviced by an interrupt service routine. These interrupt service routines need to be written by the code developer. The INT3 interrupt service routine indicates that the host has completed the write sequence, and the slave should read the data from port A. The INT4 interrupt service routine indicates the host has completed the read sequence. An interrupt is not generated when a read/write is done on port G bit 0 (PG0).

The slave interface consists of:

- 8-bit bidirectional data bus (PC0 PC7)
- 2 status outputs: INRDY/PD0, and OUTRDY/PD1
- 2 control inputs: STROBE/PD2, and R/W/PD3
- 4 general-purpose I/Os (PD4–PD7)

Port C is used as an 8-bit bidirectional data bus. When data is to be sent to the host, it needs to be written to port C data register (0x10). When data is read from the host, it needs to be read from port A data register (0x00). Port A pins are not physically brought outside the device but are internally connected with the pins of port C.



SPSS028A - MAY 2000 - REVISED JUNE 2000

### pin assignments

SIGNAL	PIN NUMBER	PAD NUMBER	I/O	DESCRIPTION			
	Input/Outpu	t Ports					
PC0 – PC7	$39 \rightarrow 32$	25  ightarrow 18	I/O	Port C general-purpose I/O (1 Byte)			
PD4– PD7	$43 \rightarrow 40$	$29 \rightarrow 26$	I/O	Port D general-purpose I/O (1 Nibble)			
	6	C	I/O	(Master) Port D general-purpose I/O			
PD0/INRDY	0	0	0	(Slave) INRDY output to host			
	E	F	I/O	(Master) Port D general-purpose I/O			
PD1/OUTRDY	5	5	0	(Slave) OUTRDY output to host			
0000	4	4	I/O	(Master) Port D general-purpose I/O			
PD2/STROBE	4	4	I	(Slave) STROBE input from host			
	2	2	I/O	(Master) Port D general-purpose I/O			
PD3/R/W	3	3	I	(Slave) Read/write input from host			
Pins PD4 and PD5 Please refer to Se	5 may be dedicated to the tion 3.3, <i>Comparator</i> , i	ne comparator function, if the network of the netwo	e compa uide (SP	rator enable bit is set. SU014) for details.			
		Scan Port Co	ontrol Si	gnals			
SCANIN	11	11	I	Scan port data input			
SCANOUT	8	8	0	Scan port data output			
SCANCLK	10	10	I	Scan port clock			
SYNC	9	9	I	Scan port synchronization			
TEST	7	7	I	'C604 test modes			
The Scan Port pin Please consult the	s must be bonded out o <i>Important Note regard</i>	n any 'C604 production boa ing Scan Port Bond Out, see	rd. e Chapte	r 7 in the MSP50C614 User's Guide (SPSU014).			
		Oscillator Ref	erence S	Signals			
OSCOUT	15	15	0	Resistor/crystal reference out			
OSCIN	14	14	I	Resistor/crystal reference in			
PLL	13	13	0	Phase-lock-loop filter			
		DAC Sou	nd Outp	ut			
DACP	47	33	0	Digital-to-analog output 1 (+)			
DACM	45	31	0	Digital-to-analog output 2 (-)			
Initialization							
RESET	12	12	I	Initialization			
Power Signals <sup>†</sup>							
VSS	16, 48, 49†, 64	16, 34†, 35, 36		Ground			
V <sub>DD</sub>	1, 2, 31, 44, 46†	1, 2, 17, 30, 32†		Processor power (+)			
<sup>†</sup> V <sub>SS</sub> and V <sub>DD</sub> co these pins is the	onnections service the D refore required.	AC circuitry. Their pins tend t	o sustain	a higher current draw. A dedicated decoupling capacitor across			



SPSS028A - MAY 2000 - REVISED JUNE 2000

### pin assignments





SPSS028A - MAY 2000 - REVISED JUNE 2000

### system initialization sequence in the slave mode

- Initialize the host processor first.
- The host must hold the slave RESET pin low until the slave STROBE pin can be held high by the host throughout the slave initialization process.

The INRDY and OUTRDY pins are set high by the slave on the rising edge of the slave RESET pin.

#### slave mode software initialization

- Write 0x00 to port A (0x00), port C (0x10), port D (0x18) data registers.
- Configure the port C (PC0–PC7), port D0, and port D1 as output ports. (Write 0xFF to port C (0x14) and 0x03 to port D (0x1C) control registers)
- Configure port A (PA0–PA7), PORT D2, and port D3 as input ports (default at reset). Write 0x00 to port A (0x04) and 0x03 to port D (0x1C) control registers.
- After the slave completes its initialization, the slave needs to inform the host that it is ready to read or write data.

#### NOTE:

The default mode for the MSP50C604 is the slave mode. The 'C604 can be set to master mode by writing a 1 to port G bit 0. This is an internal bit that is not available on the 'C604 external pins.

#### NOTE:

The initialization sequence given previously is a specific requirement for setting up the 'C604 in slave mode. For the basic initialization requirements of the device, please refer to the MSP50C614 user's guide (SPSU014).

#### write to slave in the slave mode

- The slave indicates it is ready to receive data from the host by dropping INRDY low. This is done by writing low-high-low to port D (0x18) bit 0 (PD0).
- On the falling edge of the internal PD0 pulse, INRDY toggles low, notifying the host that the slave is ready to receive data.
- The host writes data to the slave by setting R/W low and then pulsing the STROBE high-low-high.
- The slave latches the data on the rising edge of the STROBE pulse and sets INRDY high.
- An INT3 interrupt is generated as **INRDY** goes high completing the write cycle.
- The latched data is read by the slave through port A (0x00) data register.

#### read from slave in the slave mode

- When the slave has data for the host, it places the data in port C (0x10).
- The slave then indicates that the data is ready by dropping OUTRDY low. This is done by writing low-high-low to port D (0x18) bit 1 (PD1).
- On the falling edge of the internal PD1 pulse, OUTRDY toggles low notifying the host that the slave is ready to send data.
- The host responds by setting R/W high and then pulsing STROBE high-low-high.
- The host should latch the data before raising STROBE high.
- This informs the slave that the data has been written to the host. The OUTRDY is pulled high by the slave at the rising edge of STROBE.
- An INT4 interrupt is generated as OUTRDY goes high completing the read cycle.



SPSS028A - MAY 2000 - REVISED JUNE 2000

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 1)	0.3 to 7 V
Supply current, I <sub>DD</sub> (see Note 2)	35 mA
Input voltage range, V <sub>I</sub> (see Note 1)	-0.3 to V <sub>DD</sub> + 0.3 V
Output voltage range, V <sub>O</sub> (see Note 1)	-0.3 to V <sub>DD</sub> + 0.3 V
Storage temperature range, T <sub>A</sub>	30°C to 125°C

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Unless otherwise noted, all voltages are measured with respect to  $\mathsf{V}_{\mbox{SS}}$  .

2. The total supply current includes the current out of all the I/O pins as well as the operating current of the device.

### recommended operating conditions

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage (with respect to VSS)		3.0	5.2	V
		$V_{DD} = 3 V$	2	3.3	
VIH	High-level input voltage	V <sub>DD</sub> = 4.5 V	3	4.8	V
		V <sub>DD</sub> = 5.2 V	3.5	5.2	
		$V_{DD} = 3 V$	0	1	
VIL	Low-level input voltage	V <sub>DD</sub> = 4.5 V	0	1.5	V
		V <sub>DD</sub> = 5.2 V	0	1.7	
I <sub>OH</sub> ‡	High-level output current (per pin of I/O port)	V <sub>DD</sub> = 4.5 V, V <sub>OH</sub> = 4 V		-2	mA
I <sub>OL</sub> ‡	Low-level output current (per pin of I/O port)	$V_{DD} = 4.5 \text{ V},  V_{OL} = 0.5 \text{ V}$		5	mA
I <sub>OH(DAC)</sub>	High-level output DAC current	V <sub>DD</sub> = 4.5 V, V <sub>OH</sub> = 4 V		-10	mA
I <sub>OL(DAC)</sub>	Low-level output DAC current	$V_{DD} = 4.5 \text{ V},  V_{OL} = 0.5 \text{ V}$		20	mA
f(CPU)	CPU clock rate (as programmed)		64	12,320	kHz
R <sub>(DAC)</sub>	Resistance between DACP and DACM		32		Ω
T <sub>A</sub>	Operating free-air temperature	Device functionality	0	70	°C

<sup>‡</sup> This parameter cannot exceed 15 mA total per internal V<sub>DD</sub> pin. Port C and port D share 1 internal V<sub>DD</sub>. Ports A and G0 are used internally.



SPSS028A - MAY 2000 - REVISED JUNE 2000

## dc electrical characteristics, $T_A$ = 25°C

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT	
	Threshold		Positive going threshold			2.4			
DEOFT		$V_{DD} = 3 V$	Negative going threshold			1.8		V	
			Hysteresis	Hysteresis			0.6		
RESET	changes		Positive goin	Positive going threshold			3.3		
		V <sub>DD</sub> = 5.2 V	Negative going threshold			2.9		V	
			Hysteresis				0.4		1
l <sub>lkg</sub>	Input leakage current	Excludes OSCIN	-					1	μΑ
I(STANDBY)	Standby current	RESET is low					0.05	10	μA
I <sub>DD</sub> †	Operating current	V <sub>DD</sub> = 4.5 V,	FCLOCK = 1	2.32 MHz			15		mA
I(SLEEP-deep)		V <sub>DD</sub> = 4.5 V,	DAC off,	ARM set,	OSC disabled		0.05	10	
I(SLEEP-mid)	Supply current	V <sub>DD</sub> = 4.5 V,	DAC off,	ARM set,	OSC enabled		40	60	μA
I(SLEEP-light)	1	V <sub>DD</sub> = 4.5 V,	DAC off,	ARM clear,	OSC enabled		60	100	
VIO	Input offset voltage	V <sub>DD</sub> = 4.5 V,	Vref = 1 to 4.	25 V			25	50	mV
R(PULLUP)	F port pullup resistance	V <sub>DD</sub> = 5 V				70	150		kΩ
$\Delta f(RTO-trim)$	Trim deviation	R <sub>RTO</sub> = 470 kΩ, f <sub>RTO</sub> = 8.192 MHz	V <sub>DD</sub> = 4.5 V (PLL setting =	T <sub>A</sub> = 25°C, ∶7 Ch)‡			±2	±3	%
Afrozo IV		R <sub>RTO</sub> = 470 kΩ,	V <sub>DD</sub> = 3.5 to	5.2 V,	$T_A = 25^{\circ}C$ ,			+15	%/\/
<sup>∆i</sup> (RTO–volt)	voltage deviation	f <sub>RTO</sub> = 8.192 MHz (PLL setting = 7 Ch) <sup>‡</sup>						1.5	70/ V
Af(DTO_toma)	Temperature	$R_{RTO} = 470 \text{ k}\Omega$ , $V_{DD} = 4.5 \text{ V}$ , $T_A = 0 \text{ to } 70^{\circ}\text{C}$ ,		_01		0.1	%/°C		
<sup>∆</sup> (RTO–temp)	deviation	f <sub>RTO</sub> = 8.192 MHz (PLL setting = 7 Ch) <sup>‡</sup>		0.1		0.1	707 C		
Af(DTO real)	Resistance deviation	V <sub>DD</sub> = 4.5 V,	= 4.5 V, $T_A = 25^{\circ}C$ , $R_{OSC} = 470 \text{ k}\Omega @ \pm 1\%$ ,		+1			%/R	
l → (R I U–res)		f <sub>RTO</sub> = 8.192 MHz (PLL setting = 7 Ch) <sup>‡</sup>					/0/13		

<sup>†</sup> Operating current assumes all inputs are tied to either V<sub>SS</sub> or V<sub>DD</sub> with no input currents due to programmed pullup resistors. The DAC output and other outputs are open circuited.

<sup>‡</sup> The best trim value is selected at nominal temperature and voltage but the deviation due to the trim error is ignored.

### external component absolute values

PARAMETER		TEST C	MIN	MAX	UNIT	
R <sub>(RTO)</sub>	RTO external resistance	$T_A = 25^{\circ}C$ ,	1% tolerance		470	kΩ
C <sub>(PLL)</sub>	PLL external capacitance	$T_A = 25^{\circ}C$ ,	10% tolerance		3300	pF



### timing requirements

	PARAMETER	MIN	MAX	UNIT
t(RESET)	Reset pulsed low, while 'C604 has power applied	100		ns
t1(WIDTH)	Pulse width required prior to a negative transition at pin (PD3, PD5, or PF0PF7 interrupt)	2		1/FCPU
t2(WIDTH)	Pulse width required prior to a positive transition at pin (PD2 or PD4 interrupt)	2		1/FCPU

### Figure 1. Initialization Timing Diagram



## Figure 2. MSP50P604 External Interrupt Pin Pulse Width Requirements t1<sub>WIDTH</sub> and t2<sub>WIDTH</sub>





SPSS028A - MAY 2000 - REVISED JUNE 2000

### timing diagram



#### Write to Slave

- 1. Slave signals readiness to receive data from host.
- 2. Slave drops INRDY.
- 3. Host drops  $R/\overline{W}$  to indicate a write.
- 4. Host drops STROBE.
- 5. Host places data on the bus.
- 6. Host raises STROBE indicating data is valid.
- 7. Slave raises INRDY, latching the data.
- 8. INT3 is triggered when INRDY rises.

#### Read from Slave

- 1. Slave signals readiness to send data to host.
- 2. Slave drops OUTRDY.
- 3. Host raises  $R/\overline{W}$  to indicate a read.
- 4. Host drops STROBE.
- 5. Slave places data on the bus.
- 6. Host raises STROBE after reading the data.
- 7. Slave raises OUTRDY.
- 8. INT4 is triggered when OUTRDY rises.

# Table 1. Timing Constrains

Write to S	Slave	Read from Slave		
INRDY low to STROBE low	tIS (min) = 5 ns	OUTRDY low to STROBE low	tOS (min) = 5 ns	
R/W to STROBE low	t <sub>RS (min)</sub> = 75 ns	R/W to STROBE low	<sup>t</sup> RS (min) = 75 ns	
STROBE low	tST (min) = 100 ns	STROBE low	<sup>t</sup> ST (min) = 100 ns	
STROBE high to R/W	<sup>t</sup> SR (min) = 25 ns	STROBE high to R/W	<sup>t</sup> SR (min) = 25 ns	
STROBE high to INRDY high	tSI (max) = 75 ns	STROBE high to OUTRDY high	<sup>t</sup> SO (max) = 75 ns	
Data setup	<sup>t</sup> S (min) = 15 ns	STROBE Low to data valid	t <sub>DV (max)</sub> = 90 ns	
Data hold	<sup>t</sup> H (min) = 80 ns	STROBE High to data high Z	t <sub>DZ (min)</sub> = 90 ns	



SPSS028A - MAY 2000 - REVISED JUNE 2000

### MECHANICAL DATA

#### PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

PM (S-PQFP-G64)

D. May also be thermally enhanced plastic with leads connected to the die pads.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated