
- Wide Range of Supply Voltages; Single Supply . . . 3 V to 36 V, or Dual Supplies
- Class AB Output Stage
- High-Impedance N-Channel-JFET Input Stage . . . 10¹² Ω Typ
- Internal Frequency Compensation
- Short-Circuit Protection
- Input Common Mode Includes V_{CC}
- Low Input Offset Current . . . 50 pA
- Low Input Bias Current . . . 200 pA Typ



description

The TL092 JFET-input operational amplifier is similar in performance to the MC3403 family, but with much higher input impedance derived from a FET input stage. The N-channel-JFET input stage allows a common-mode input voltage range that includes the negative supply voltage and offers a typical input impedance of $10^{12}\,\Omega$, a typical input offset current of 50 pA, and a typical input bias current of 200 pA. This device is designed to operate from a single supply over a range of 3 V to 36 V. Operation from split supplies also is possible, provided the difference between the two supplies is 3 V to 36 V. Output voltage range is from V_{CC}– to V_{CC+} – 1.3 V, with a load resistor to V_{CC}–


The TL092 is characterized for operation from 0°C to 70°C.

AVAILABLE OPTIONS

	PACKAGED DEVICE
TA	PLASTIC SMALL OUTLINE (PS)
0°C to 70°C	TL092CPSR

The PS package is only available taped and reeled. Add the suffix R to device type for ordering (e.g., TL092CPSR).

symbol






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



schematic





TL092 DUAL JFET-INPUT OPERATIONAL AMPLIFIER

SLOS372 - JUNE 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage: V _{CC+} (see Note 1)	
V _{CC} _ (see Note 1)	–18 V
V _{CC+} with respect to V _{CC-}	
Differential input voltage, V _{ID} (see Note 2)	±36 V
Input voltage, V _I (see Notes 1 and 3)	±18 V
Package thermal impedance, θ_{JA} (see Notes 4 and 5)	95°C/W
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-}.

- 2. Differential voltages are at the noninverting input with respect to the inverting input.
- 3. Neither input must ever be more positive than V_{CC+} or more negative than $V_{CC-} 0.3 \text{ V}$.
- 4. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can impact reliability.
- 5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

		MIN	MAX	UNIT
VCC±	Supply voltage	3	36	V
TA	Operating free-air temperature range	0	70	°C



electrical characteristics at specified free-air temperature, $V_{CC\pm}$ = ± 15 V (all characteristics are specified under open-loop conditions, unless otherwise noted)

	PARAMETER	TES	ST CONDITIONS	TA	MIN	TYP†	MAX	UNIT
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	land offert velters	D 50.0		25°C		5	15	\/
VIO	Input offset voltage	$R_S = 50 \Omega$		Full range			20	mV
αVIO	Temperature coefficient of input offset voltage			25°C		10		μV/°C
. +	Input offset current			25°C		50	200	pA
I _{IO} ‡	input onset current			Full range			5	nA
. +	Input bias current			25°C		200	400	pА
I _{IB} ‡	input bias current			Full range			10	nA
VICR	Common-mode input voltage range			25°C	V _{CC} - to 12	V _{CC} - to 13		V
		$R_L = 2 k\Omega$		25°C	±10	±13		
VO(PP)	Peak output voltage swing	R _L = 10 kΩ		25°C	±12	±13.5		V
		$R_L = 2 k\Omega$		Full range	±10			
۸	Large-signal differential	D. ako	V- 140.V	25°C	20	200		V/mV
AVD	voltage amplification	$R_L = 2 k\Omega$,	$V_O = \pm 10 \text{ V}$	Full range	15			V/IIIV
ВОМ	Maximum output swing bandwidth	$R_L = 2 k\Omega$, $A_{VD} = 1$,	V _{O(PP)} = 20 V, THD < 5%	25°C		9		kHz
B ₁	Unity gain bandwidth	$R_L = 10 \text{ k}\Omega$,	$V_O = 50 \text{ mV}$	25°C		1		MHz
φm	Phase margin	$R_L = 2 k\Omega$,	C _L = 200 pF	25°C		60°		
rį	Input resistance	f = 20 Hz		25°C		1012		Ω
r _O	Output resistance	f = 20 Hz		25°C		75		Ω
CMRR	Common-mode rejection ratio	$R_S = 50 \Omega$,	V _{IC} = V _{ICR}	25°C	70	90		dB
ksvr	Supply-voltage rejection ratio (ΔV _{CC} /ΔV _{IO})	$R_S = 50 \Omega$,	$V_{CC\pm} = \pm 3 \text{ V to } \pm 15 \text{ V}$	25°C	75	90		dB
los	Short-circuit output current			25°C		40		mA
Icc	Supply current (per amplifier)	$V_{O} = 0$,	No load	25°C		1.5	2.5	mA

[†] All typical values are at $T_A = 25$ °C.

electrical characteristics at specified free-air temperature, V_{CC+} = 5 V, V_{CC-} = 0 V, T_A = 25°C (unless otherwise noted)

PARAMETER		Т	EST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{IO}	Input offset voltage	$R_S = 50 \Omega$,	V _O = 2.5 V		5	15	mV
lιο	Input offset current	V _O = 2.5 V			50	200	pА
I _{IB}	Input bias current	V _O = 2.5 V			200	400	pА
V _{O(PP)}	Peak output voltage swing	$R_L = 10 \text{ k}\Omega$		3.3	3.5		V
		$R_L = 10 \text{ k}\Omega$,	$V_{CC+} = 5 \text{ V to } 30 \text{ V}$	V _{CC+} -1.7			V
AVD	Large-signal differential voltage amplification	$R_L = 2 k\Omega$,	ΔV _O =1.6 V	20	200		V/mV
kSVR	Supply-voltage rejection ratio (ΔV _{CC} /ΔV _{IO})	$R_S = 50 \Omega$,	$V_{CC\pm} = \pm 3 \text{ V to } \pm 15 \text{ V}$	75			dB
Icc	Supply current (per amplifier)	V _O = 2.5 V,	No load		1.5	2.5	mA
V _{O1} /V _{O2}	Channel separation	f = 1 kHz to 20	kHz		120		dB

[†] All typical values are at $T_A = 25$ °C.



[‡] Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques that maintain the junction temperature as close to the ambient temperature as possible must be used.

operating characteristics, $V_{CC\pm}$ = ± 15 V, T_A = $25^{\circ}C$

	PARAMETER TEST CONDITIONS			MIN	TYP	MAX	UNIT	
SR	Slew rate at unity gain	$V_I = \pm 10 \text{ V (see Figure 1)},$	$C_L = 100 pF$,	$R_L = 2 k\Omega$		0.6		V/μs
t _r	Rise time	$\Delta V_O = 50 \text{ mV (see Figure 1)},$	$C_L = 100 pF$,	$R_L = 2 k\Omega$		0.2		μs
t _f	Fall time	$\Delta V_O = 50 \text{ mV (see Figure 1)},$	C _L = 100 pF,	$R_L = 2 k\Omega$		0.2		μs
	Overshoot factor	$\Delta V_O = 50 \text{ mV (see Figure 1)},$	$C_L = 100 pF$,	$R_L = 2 k\Omega$		20%		
	Crossover distortion	$V_{IPP} = 30 \text{ mV}, V_{O(PP)} = 2 \text{ V},$	f = 10 kHz			1%		
Vn	Equivalent input noise voltage	R _S = 100 Ω,	f = 1 kHz			34		nV/√ Hz

PARAMETER MEASUREMENT INFORMATION





Figure 1. Unity-Gain Amplifier

- Wide Range of Supply Voltages; Single Supply . . . 3 V to 36 V, or Dual Supplies
- Class AB Output Stage
- High-Impedance N-Channel-JFET Input Stage . . . 10¹² Ω Typ
- Internal Frequency Compensation
- Short-Circuit Protection
- Input Common Mode Includes V_{CC}
- Low Input Offset Current . . . 50 pA
- Low Input Bias Current . . . 200 pA Typ



description

The TL092 JFET-input operational amplifier is similar in performance to the MC3403 family, but with much higher input impedance derived from a FET input stage. The N-channel-JFET input stage allows a common-mode input voltage range that includes the negative supply voltage and offers a typical input impedance of $10^{12}\,\Omega$, a typical input offset current of 50 pA, and a typical input bias current of 200 pA. This device is designed to operate from a single supply over a range of 3 V to 36 V. Operation from split supplies also is possible, provided the difference between the two supplies is 3 V to 36 V. Output voltage range is from V_{CC}– to V_{CC+} – 1.3 V, with a load resistor to V_{CC}–


The TL092 is characterized for operation from 0°C to 70°C.

AVAILABLE OPTIONS

	PACKAGED DEVICE
TA	PLASTIC SMALL OUTLINE (PS)
0°C to 70°C	TL092CPSR

The PS package is only available taped and reeled. Add the suffix R to device type for ordering (e.g., TL092CPSR).

symbol






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



schematic





TL092 DUAL JFET-INPUT OPERATIONAL AMPLIFIER

SLOS372 - JUNE 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage: V _{CC+} (see Note 1)	
V _{CC} _ (see Note 1)	–18 V
V _{CC+} with respect to V _{CC-}	
Differential input voltage, V _{ID} (see Note 2)	±36 V
Input voltage, V _I (see Notes 1 and 3)	±18 V
Package thermal impedance, θ_{JA} (see Notes 4 and 5)	95°C/W
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-}.

- 2. Differential voltages are at the noninverting input with respect to the inverting input.
- 3. Neither input must ever be more positive than V_{CC+} or more negative than $V_{CC-} 0.3 \text{ V}$.
- 4. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can impact reliability.
- 5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

		MIN	MAX	UNIT
VCC±	Supply voltage	3	36	V
TA	Operating free-air temperature range	0	70	°C



electrical characteristics at specified free-air temperature, $V_{CC\pm}$ = ± 15 V (all characteristics are specified under open-loop conditions, unless otherwise noted)

	PARAMETER	TES	ST CONDITIONS	TA	MIN	TYP†	MAX	UNIT
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	land offert velters	D 50.0		25°C		5	15	\/
VIO	Input offset voltage	$R_S = 50 \Omega$		Full range			20	mV
αVIO	Temperature coefficient of input offset voltage			25°C		10		μV/°C
. +	Input offset current			25°C		50	200	pA
I _{IO} ‡	input onset current			Full range			5	nA
. +	Input bias current			25°C		200	400	pА
I _{IB} ‡	input bias current			Full range			10	nA
VICR	Common-mode input voltage range			25°C	V _{CC} - to 12	V _{CC} - to 13		V
		$R_L = 2 k\Omega$		25°C	±10	±13		
VO(PP)	Peak output voltage swing	R _L = 10 kΩ		25°C	±12	±13.5		V
		$R_L = 2 k\Omega$		Full range	±10			
۸	Large-signal differential	D. ako	V- 140.V	25°C	20	200		V/mV
AVD	voltage amplification	$R_L = 2 k\Omega$,	$V_O = \pm 10 \text{ V}$	Full range	15			V/IIIV
ВОМ	Maximum output swing bandwidth	$R_L = 2 k\Omega$, $A_{VD} = 1$,	V _{O(PP)} = 20 V, THD < 5%	25°C		9		kHz
B ₁	Unity gain bandwidth	$R_L = 10 \text{ k}\Omega$,	$V_O = 50 \text{ mV}$	25°C		1		MHz
φm	Phase margin	$R_L = 2 k\Omega$,	C _L = 200 pF	25°C		60°		
rį	Input resistance	f = 20 Hz		25°C		1012		Ω
r _O	Output resistance	f = 20 Hz		25°C		75		Ω
CMRR	Common-mode rejection ratio	$R_S = 50 \Omega$,	V _{IC} = V _{ICR}	25°C	70	90		dB
ksvr	Supply-voltage rejection ratio (ΔV _{CC} /ΔV _{IO})	$R_S = 50 \Omega$,	$V_{CC\pm} = \pm 3 \text{ V to } \pm 15 \text{ V}$	25°C	75	90		dB
los	Short-circuit output current			25°C		40		mA
Icc	Supply current (per amplifier)	$V_{O} = 0$,	No load	25°C		1.5	2.5	mA

[†] All typical values are at $T_A = 25$ °C.

electrical characteristics at specified free-air temperature, V_{CC+} = 5 V, V_{CC-} = 0 V, T_A = 25°C (unless otherwise noted)

PARAMETER		Т	EST CONDITIONS	MIN	TYP†	MAX	UNIT
V _{IO}	Input offset voltage	$R_S = 50 \Omega$,	V _O = 2.5 V		5	15	mV
lιο	Input offset current	V _O = 2.5 V			50	200	pА
I _{IB}	Input bias current	V _O = 2.5 V			200	400	pА
V _{O(PP)}	Peak output voltage swing	$R_L = 10 \text{ k}\Omega$		3.3	3.5		V
		$R_L = 10 \text{ k}\Omega$,	$V_{CC+} = 5 \text{ V to } 30 \text{ V}$	V _{CC+} −1.7			V
AVD	Large-signal differential voltage amplification	$R_L = 2 k\Omega$,	ΔV _O =1.6 V	20	200		V/mV
kSVR	Supply-voltage rejection ratio (ΔV _{CC} /ΔV _{IO})	$R_S = 50 \Omega$,	$V_{CC\pm} = \pm 3 \text{ V to } \pm 15 \text{ V}$	75			dB
Icc	Supply current (per amplifier)	V _O = 2.5 V,	No load		1.5	2.5	mA
V _{O1} /V _{O2}	Channel separation	f = 1 kHz to 20	kHz		120		dB

[†] All typical values are at $T_A = 25$ °C.



[‡] Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques that maintain the junction temperature as close to the ambient temperature as possible must be used.

operating characteristics, $V_{CC\pm}$ = ± 15 V, T_A = $25^{\circ}C$

	PARAMETER TEST CONDITIONS			MIN	TYP	MAX	UNIT	
SR	Slew rate at unity gain	$V_I = \pm 10 \text{ V (see Figure 1)},$	C _L = 100 pF,	$R_L = 2 k\Omega$		0.6		V/μs
t _r	Rise time	$\Delta V_O = 50 \text{ mV (see Figure 1)},$	$C_L = 100 pF$,	$R_L = 2 k\Omega$		0.2		μs
t _f	Fall time	$\Delta V_O = 50 \text{ mV (see Figure 1)},$	C _L = 100 pF,	$R_L = 2 k\Omega$		0.2		μs
	Overshoot factor	$\Delta V_O = 50 \text{ mV (see Figure 1)},$	$C_L = 100 pF$,	$R_L = 2 k\Omega$		20%		
	Crossover distortion	$V_{IPP} = 30 \text{ mV}, V_{O(PP)} = 2 \text{ V},$	f = 10 kHz			1%		
Vn	Equivalent input noise voltage	R _S = 100 Ω,	f = 1 kHz			34		nV/√ Hz

PARAMETER MEASUREMENT INFORMATION





Figure 1. Unity-Gain Amplifier

- Wide Range of Supply Voltages; Single Supply . . . 3 V to 36 V, or Dual Supplies
- Class AB Output Stage
- High-Impedance N-Channel-JFET Input Stage . . . 10¹² Ω Typ
- Internal Frequency Compensation
- Short-Circuit Protection
- Input Common Mode Includes V_{CC}
- Low Input Offset Current . . . 50 pA
- Low Input Bias Current . . . 200 pA Typ



description

The TL092 JFET-input operational amplifier is similar in performance to the MC3403 family, but with much higher input impedance derived from a FET input stage. The N-channel-JFET input stage allows a common-mode input voltage range that includes the negative supply voltage and offers a typical input impedance of $10^{12}\,\Omega$, a typical input offset current of 50 pA, and a typical input bias current of 200 pA. This device is designed to operate from a single supply over a range of 3 V to 36 V. Operation from split supplies also is possible, provided the difference between the two supplies is 3 V to 36 V. Output voltage range is from V_{CC}– to V_{CC+} – 1.3 V, with a load resistor to V_{CC}–


The TL092 is characterized for operation from 0°C to 70°C.

AVAILABLE OPTIONS

	PACKAGED DEVICE
TA	PLASTIC SMALL OUTLINE (PS)
0°C to 70°C	TL092CPSR

The PS package is only available taped and reeled. Add the suffix R to device type for ordering (e.g., TL092CPSR).

symbol






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



schematic





TL092 DUAL JFET-INPUT OPERATIONAL AMPLIFIER

SLOS372 - JUNE 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage: V _{CC+} (see Note 1)	18 V
V _{CC} _ (see Note 1)	–18 V
V _{CC+} with respect to V _{CC-}	36 V
Differential input voltage, V _{ID} (see Note 2)	±36 V
Input voltage, V _I (see Notes 1 and 3)	±18 V
Package thermal impedance, θ_{JA} (see Notes 4 and 5)	95°C/W
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-}.

- 2. Differential voltages are at the noninverting input with respect to the inverting input.
- 3. Neither input must ever be more positive than V_{CC+} or more negative than $V_{CC-} 0.3 \text{ V}$.
- 4. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can impact reliability.
- 5. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

		MIN	MAX	UNIT
VCC±	Supply voltage	3	36	V
TA	Operating free-air temperature range	0	70	°C



electrical characteristics at specified free-air temperature, $V_{CC\pm}$ = ± 15 V (all characteristics are specified under open-loop conditions, unless otherwise noted)

	PARAMETER	TES	ST CONDITIONS	TA	MIN	TYP†	MAX	UNIT
V Input offset voltage		B 50.0		25°C		5	15	>/
VIO	Input offset voltage	$R_S = 50 \Omega$		Full range			20	mV
αVIO	Temperature coefficient of input offset voltage			25°C		10		μV/°C
. +	Input offset current			25°C		50	200	pА
I _{IO} ‡	input onset current			Full range			5	nA
. +	Input bias current			25°C		200	400	pА
I _{IB} ‡	input bias current			Full range			10	nA
VICR	Common-mode input voltage range			25°C	V _{CC} - to 12	V _{CC} - to 13		V
	Peak output voltage swing	$R_L = 2 k\Omega$		25°C	±10	±13		
VO(PP)		R _L = 10 kΩ		25°C	±12	±13.5		V
		$R_L = 2 k\Omega$		Full range	±10]
Δ	Large-signal differential	Pt = 2 kO	V _O = ±10 V	25°C	20	200		V/mV
AVD	voltage amplification	$R_L = 2 k\Omega$,	νO = ±10 ν	Full range	15			V/IIIV
ВОМ	Maximum output swing bandwidth	$R_L = 2 k\Omega$, $A_{VD} = 1$,	V _{O(PP)} = 20 V, THD < 5%	25°C		9		kHz
B ₁	Unity gain bandwidth	$R_L = 10 \text{ k}\Omega$,	$V_O = 50 \text{ mV}$	25°C		1		MHz
φm	Phase margin	$R_L = 2 k\Omega$,	C _L = 200 pF	25°C		60°		
rį	Input resistance	f = 20 Hz		25°C		1012		Ω
r _O	Output resistance	f = 20 Hz		25°C		75		Ω
CMRR	Common-mode rejection ratio	$R_S = 50 \Omega$,	V _{IC} = V _{ICR}	25°C	70	90		dB
ksvr	Supply-voltage rejection ratio (ΔV _{CC} /ΔV _{IO})	$R_S = 50 \Omega$,	$V_{CC\pm} = \pm 3 \text{ V to } \pm 15 \text{ V}$	25°C	75	90		dB
los	Short-circuit output current			25°C		40		mA
Icc	Supply current (per amplifier)	$V_{O} = 0$,	No load	25°C		1.5	2.5	mA

[†] All typical values are at $T_A = 25$ °C.

electrical characteristics at specified free-air temperature, V_{CC+} = 5 V, V_{CC-} = 0 V, T_A = 25°C (unless otherwise noted)

PARAMETER		Т	TEST CONDITIONS			MAX	UNIT
V _{IO}	Input offset voltage	$R_S = 50 \Omega$,	V _O = 2.5 V		5	15	mV
ΙΙΟ	Input offset current	V _O = 2.5 V			50	200	pА
I _{IB}	Input bias current	V _O = 2.5 V			200	400	pА
V _{O(PP)}	Peak output voltage swing	$R_L = 10 \text{ k}\Omega$		3.3	3.5		V
		$R_L = 10 \text{ k}\Omega$,	$V_{CC+} = 5 \text{ V to } 30 \text{ V}$	V _{CC+} -1.7			V
AVD	Large-signal differential voltage amplification	$R_L = 2 k\Omega$,	ΔV _O =1.6 V	20	200		V/mV
kSVR	Supply-voltage rejection ratio (ΔV _{CC} /ΔV _{IO})	$R_S = 50 \Omega$,	$V_{CC\pm} = \pm 3 \text{ V to } \pm 15 \text{ V}$	75			dB
Icc	Supply current (per amplifier)	V _O = 2.5 V,	No load		1.5	2.5	mA
V _{O1} /V _{O2}	Channel separation	f = 1 kHz to 20	kHz		120		dB

[†] All typical values are at $T_A = 25$ °C.



[‡] Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques that maintain the junction temperature as close to the ambient temperature as possible must be used.

operating characteristics, $V_{CC\pm}$ = ± 15 V, T_A = $25^{\circ}C$

PARAMETER TEST CONDITIONS				MIN	TYP	MAX	UNIT	
SR	Slew rate at unity gain	$V_I = \pm 10 \text{ V (see Figure 1)},$	C _L = 100 pF,	$R_L = 2 k\Omega$		0.6		V/μs
t _r	Rise time	$\Delta V_O = 50 \text{ mV (see Figure 1)},$	$C_L = 100 pF$,	$R_L = 2 k\Omega$		0.2		μs
t _f	Fall time	$\Delta V_O = 50 \text{ mV (see Figure 1)},$	$C_L = 100 pF$,	$R_L = 2 k\Omega$		0.2		μs
	Overshoot factor	$\Delta V_O = 50 \text{ mV (see Figure 1)},$	$C_L = 100 pF$,	$R_L = 2 k\Omega$		20%		
	Crossover distortion	$V_{IPP} = 30 \text{ mV}, V_{O(PP)} = 2 \text{ V},$	f = 10 kHz			1%		
Vn	Equivalent input noise voltage	R _S = 100 Ω,	f = 1 kHz			34		nV/√ Hz

PARAMETER MEASUREMENT INFORMATION




Figure 1. Unity-Gain Amplifier

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265