
- Maximum Throughput . . . 175/360 KSPS
- INL/DNL: ±1 LSB Max, SINAD: 72 dB, SFDR: 85 dB, f_i = 20 kHz
- SPI/DSP-Compatible Serial Interface
- Single 5-V Supply
- Rail-to-Rail Analog Input With 500 kHz BW
- Three Options Available:
 TLC2551: Single Channel Input

- TLC2552: Dual Channels With
- Autosweep
- TLC2555: Single Channel With Pseudo-Differential Input
- Low Power With Autopower Down

 Operating Current: 3.5 mA Autopower Down: 8 μA
- Small 8-Pin MSOP and SOIC Packages



description

The TLC2551, TLC2552, and TLC2555 are a family of high performance, 12-bit, low-power, miniature, CMOS analog-to-digital converters (ADC). The TLC255x family uses a 5-V supply. Devices are available with single, dual, or single pseudo-differential inputs. Each device has a chip select (\overline{CS}), serial clock (SCLK), and serial data output (SDO) that provides a direct 3-wire interface to the serial port of most popular host microprocessors (SPI interface). When interfaced with a TMS320TM DSP, a frame sync signal (FS) can be used to indicate the start of a serial data frame on \overline{CS} for all devices or on FS for the TLC2551.

The TLC2551, TLC2552, and TLC2555 are designed to operate with very low power consumption. The power saving feature is further enhanced with an autopower-down mode. This product family features a high-speed serial link to modern host processors with SCLK up to 20 MHz. The maximum SCLK frequency is dependent upon the mode of operation (see Table 1). The TLC255x family uses SCLK as the conversion clock, which provides synchronous operation and a minimum conversion time of 1.5 µs using a 20-MHz SCLK.

	PACKAGED DEVICES				
TA	8-MSOP (DGK)	8-SOIC (D)			
0°C to 70°C	TLC2551CDGK (AHF)				
	TLC2552CDGK (AHH)				
	TLC2555CDGK (AHJ)				
–40°C to 85°C	TLC2551IDGK (AHG)	TLC2551ID			
	TLC2552IDGK (AHI)	TLC2552ID			
	TLC2555IDGK (AHK)	TLC2555ID			

AVAILABLE OPTIONS



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TMS320 is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002 - 2003, Texas Instruments Incorporated

functional block diagram TLC2551 TLC2552 VDD VDD VREF VREF AIN0 Mux LOW POWER AIN1 S/H 12-BIT SDO AIN SAR ADC LOW POWER S/H - SDO ► SAR ADC ÷ 2 ÷ 2 SCLK CONTROL CS LOGIC SCLK CONTROL FS LOGIC CS GND GND TLC2555 VDD VREF LOW POWER AIN (+) S/H 12-BIT ္ sdo AIN (-) SAR ADC ÷ 2 SCLK CONTROL cs LOGIC GND

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SLAS276D - MARCH 2000 - REVISED MAY 2003

Terminal Functions

TLC2551

TERMIN	RMINAL		TERMINAL		DESCRIPTION
NAME	NO.	10	DESCRIPTION		
AIN	4	Ι	Analog input channel		
CS	1	I	Chip select. A high-to-low transition on the \overline{CS} input removes SDO from 3-state within a maximum setup time. \overline{CS} can be used as the FS pin when a dedicated DSP serial port is used.		
FS	7	Ι	DSP frame sync input. Indication of the start of a serial data frame. Tie this terminal to V_{DD} if not used.		
GND	3	Ι	Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to GND.		
SCLK	5	Ι	Output serial clock. This terminal receives the serial SCLK from the host processor.		
SDO	8	0	The 3-state serial output for the A/D conversion result. SDO is kept in the high-impedance state until \overline{CS} falling edge or FS rising edge, whichever occurs first. The output format is MSB first.		
			When FS is not used (FS = 1 at the falling edge of \overline{CS}), the MSB is presented to the SDO pin after \overline{CS} falling edge and output data is valid on the first falling edge of SCLK.		
			When \overline{CS} and \overline{FS} are both used (FS = 0 at the falling edge of \overline{CS}), the MSB is presented to the SDO pin after the falling edge of \overline{CS} . When \overline{CS} is tied/held low, the MSB is presented on SDO after rising FS. Output data is valid on the first falling edge of SCLK. (This is typically used with an active FS from a DSP.)		
V _{DD}	6	Ι	Positive supply voltage		
VREF	2	Ι	External reference input		

TLC2552/55

TERMINAL		10	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AIN0 /AIN(+)	4	Ι	Analog input channel 0 for TLC2552—Positive input for TLC2555
AIN1/AIN (-)	5	Ι	Analog input channel 1 for TLC2552—Inverted input for TLC2555
CS	1	I	Chip select. A high-to-low transition on \overline{CS} removes SDO from 3-state within a maximum delay time. This pin can be connected to the FS output from a DSP on a dedicated serial port.
GND	3	I	Ground return for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to GND.
SCLK	7	I	Output serial clock. This terminal receives the serial SCLK from the host processor.
SDO	8	0	The 3-state serial output for the A/D conversion result. SDO is kept in the high-impedance state when \overline{CS} is high and presents output data after the \overline{CS} falling edge until the LSB is presented. The output format is MSB first. SDO returns to the Hi-Z state after the 16th SCLK. Output data is valid on the falling SCLK edge.
V _{DD}	6	Ι	Positive supply voltage
VREF	2	I	External reference input

detailed description

The TLC2551, TLC2552, and TLC2555 are successive approximation (SAR) ADCs utilizing a charge redistribution DAC. Figure 1 shows a simplified version of the ADC.

The sampling capacitor acquires the signal on AIN during the sampling period. When the conversion process starts, the SAR control logic and charge redistribution DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator into a balanced condition. When the comparator is balanced, the conversion is complete and the ADC output code is generated.



detailed description (continued)




Figure 1. Simplified SAR Circuit

serial interface

OUTPUT DATA FORMAT				
MSB	LSB			
D15–D4	D3–D0			
Conversion result (OD11–OD0)	Don't care			

The output data format is binary (unipolar straight binary).

binary

Zero-scale code = 000h, Vcode = GND Full-scale code = FFFh, Vcode = $V_{REF} - 1 LSB$

pseudo-differential inputs

The TLC2555 operates in pseudo-differential mode. The inverted input is available on pin 5. It can have a maximum input ripple of ±0.2 V. This is normally used for ground noise rejection.

control and timing

start of the cycle

Each cycle may be started by either \overline{CS} , FS, or a combination of both. The internal state machine requires one SCLK high-to-low transition to determine the state of these control signals so internal blocks can be powered up in an active cycle. Special care to SPI mode is necessary. Make sure there is at least one SCLK whenever CS (pin 1) is high to assure proper operation.

TLC2551

- Control via \overline{CS} (FS = 1 at the falling edge of \overline{CS})—The falling edge of \overline{CS} is the start of the cycle. The MSB may be read on the first falling SCLK edge after CS is low. Output data changes on the rising edge of SCLK. This is typically used for a microcontroller with an SPI interface, although it can also be used for a DSP. The microcontroller SPI interface may be programmed for CPOL = 0 (serial clock referenced to ground) and CPHA = 1 (data is valid on the falling edge of serial clock). At least one falling edge transition on SCLK is needed whenever \overline{CS} is brought high.
- Control via FS—The MSB is presented after the rising edge of FS. The falling edge of FS starts the cycle. The MSB may be read on the first falling edge of SCLK after FS is low. This is the typical configuration when the ADC is the only device on the DSP serial port.



control and timing (continued)

 Control via both CS and FS—The MSB is presented after the falling edge of CS. The falling edge of FS starts the sampling cycle. The MSB may be read on the first falling SCLK edge after FS is low. Output data changes on the rising edge of SCLK. This control via CS and FS is typically used for multiple devices connected to a TMS320 DSP.

TLC2552 and TLC2555

All control is provided using \overline{CS} (pin 1) on the TLC2552 and TLC2555. The cycle starts on the falling edge transition provided by either a \overline{CS} signal from an SPI microcontroller or FS signal from a TMS320 DSP. Timing is similar to the TLC2551, with control via \overline{CS} only.

TLC2552 channel MUX reset cycle

The TLC2552 uses \overline{CS} to reset the analog input multiplexer (MUX). A short active \overline{CS} cycle (4 to 7 SCLKs) resets the MUX to AIN0. When the \overline{CS} cycle time is greater than 7 SCLKs in duration, as is the case for a complete conversion cycle, (\overline{CS} is low for 16 SCLKs plus maximum conversion time), the MUX toggles to the next channel (see Figure 4 for timing).

sampling

The converter sample time is 12 SCLKs in duration, beginning on the fifth SCLK received after the converter has received a high-to-low \overline{CS} transition (or a high-to-low FS transition for the TLC2551).

conversion

The TLC2551, TLC2552, and TLC2555 completes conversion in the following manner. The conversion starts after the 16th SCLK falling edge during the cycle and requires 28 SCLKs to complete. Enough time for conversion should be allowed before a rising \overline{CS} or FS edge so that no conversion is terminated prematurely.


TLC2552 input channel selection is toggled on each rising \overline{CS} edge. The MUX channel can be reset to AIN0 via \overline{CS} as described earlier and in Figure 4. The input is sampled for 12 SCLKs and converted. The result is presented on SDO during the next cycle. Care should also be taken to allow enough time between samples to avoid prematurely terminating the cycle, which occurs on a rising \overline{CS} transition if the conversion is not complete.

The SDO data presented during a cycle is the result of the conversion of the sample taken during the previous cycle.



SLAS276D - MARCH 2000 - REVISED MAY 2003

timing diagrams/conversion cycles





using CS as the FS input

When interfacing the TLC2551 with the TMS320 DSP, the FSR signal from the DSP may be connected to the \overline{CS} input if this is the only device on the serial port. This connection saves one output terminal from the DSP. (Output data changes on the falling edge of SCLK. This is the default configuration for the TLC2552 and TLC2555).

SCLK and conversion speed

The SCLK input can range in frequency from 100 kHz to 20 MHz. The required number of conversion clocks is 14. The conversion clock for the ADC is SCLK/2 which translates to 28 SCLK cycles to perform a conversion. For a 15-MHz SCLK, the minimum total cycle time is given by: $16x(1/15 \text{ M})+14x(1/7.5 \text{ M})+1 \text{ SCLK} = 3.0 \mu \text{s}$. An additional SCLK is added to account for the required $\overline{\text{CS}}$ or FS high time. These times specify the minimum cycle time for an active $\overline{\text{CS}}$ or FS signal. If violated, the conversion terminates, invalidating the next data output cycle. Table 1 gives the maximum SCLK frequency for a given operational mode.

control via pin 1 (CS, SPI interface)

All devices are compatible with this mode of operation. A falling \overline{CS} initiates the cycle. (For TLC2551, the FS input is tied to V_{DD}.) \overline{CS} remains low for the entire cycle time (sample + convert + 1 SCLK) and can then be released.

NOTE:

IMPORTANT: A single SCLK is required whenever \overline{CS} is high.

control via pin 1 (CS, DSP interface)

All devices are compatible with this mode of operation. The FS signal from a DSP is connected directly to the \overline{CS} input of the ADC. A falling edge on the \overline{CS} input initiates the cycle. (For TLC2551, the FS input can be tied to V_{DD}, although better performance can be achieved by using the FS input for control. Refer to the *control via pin 1 and pin 7* (\overline{CS} and FS or FS only, DSP interface) section. The \overline{CS} input should remain low for the entire cycle time (sample + convert + 1 SCLK) and can then be released.

NOTE:

IMPORTANT: A single SCLK is required whenever \overline{CS} is high. This requirement is usually of little consequence since SCLK is normally always present when interfacing with a DSP.

control via pin 1 and pin 7 (CS and FS or FS only, DSP interface)

Only the TLC2551 is compatible with this mode of operation. The \overline{CS} input to the ADC can be controlled via a general-purpose I/O pin from the DSP. The FS signal from the DSP is connected directly to the FS input of the ADC. A falling edge on \overline{CS} , if used, releases the MSB on the SDO output. When \overline{CS} is not used, the rising FS edge releases the MSB. The falling edge on the FS input while SCLK is high initiates the cycle. The \overline{CS} and FS inputs should remain low for the entire cycle time (sample + convert + 1 SCLK) and can then be released.

reference voltage


An external reference is applied via V_{REF} . The voltage level applied to this pin establishes the upper limit of the analog inputs to produce a full-scale reading. The value of V_{REF} and the analog input must not exceed the positive supply or be less than GND, consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than V_{REF} and at zero when the input signal is equal to or lower than GND.

powerdown and powerup

Autopower down is built into these devices in order to reduce power consumption. The actual power savings depends on the inactive time between cycles and the power supply (loading) decoupling/storage capacitors. *Power-down takes effect immediately after the conversion is complete.* This is fast enough to provide some power savings between cycles with longer than 1 SCLK inactive time. *The device power goes down to 8* μ *A within 0.5* μ s. To achieve the lowest power-down current (deep powerdown) of 1 μ A requires 2-ms inactive time between cycles. The power-down state is initiated at the end of conversion. These devices wake up *immediately* at the next falling edge of \overline{CS} or the rising edge of FS.



SLAS276D - MARCH 2000 - REVISED MAY 2003



t(Powerdown) - Powerdown time - S

Table 1. Modes of Operation and Data Throughput

CONTROL PIN(s)/DEVICE	MAX SCLK (MHz) (50/50 duty cycle) V _{DD} = 4.5 V	APPROXIMATE CONVERSION THROUGHPUT (ksps) V _{DD} = 4.5 V
CS control only (TLC2551 only)		
For SPI [†]	15	333
DSP interface [‡]	8	175
CS and FS control (TLC2551 only)§		
DSP interface	20	400
See Figure 21(a)		

See Figure 21(a). [‡]See Figure 21(b).

§ See Figure 21(c).

absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage range, GND to V_{DD}	.3 V .3 V .3 V .3 V 0°C 0°C
Storage temperature range, T _{stg}	0°C 0°C , and



SLAS276D - MARCH 2000 - REVISED MAY 2003

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{DD}		4.5	5	5.5	V
Positive external reference voltage input, VREFP (see Note 1)				V _{DD}	V
Analog input voltage (see Note 1)		0		VDD	V
High level control input voltage, VIH		2.1			V
Low-level control input voltage, VIL				0.6	V
Setup time, CS falling edge before first SCLK falling edge, ^t su(CSL-SCLKL)	V _{DD} = REF = 4.5 V	40			ns
Hold time, CS falling edge after SCLK falling edge, th(SCLKL-CSL)		5			ns
Delay time, delay from CS falling edge to FS rising edge td(CSL-FSH)	(TLC2551 only)	0.5		7	SCLKs
Setup time, FS rising edge before SCLK falling edge, t _{SU(FSH-SCLKL)}	(TLC2551 only)	0.35			SCLKs
Hold time, FS hold high after SCLK falling edge, th(SCLKL-FSL) (TLC2	2551 only)			0.65	SCLKs
Pulse width CS high time, tw(H_CS)		100			ns
Pulse width FS high time, tw(H_FS) (TLC2551 only)		0.75			SCLKs
SCLK cycle time, $V_{DD} = 5.5$ V to 4.5 V, $t_{c(SCLK)}$ (maximum tolerance of 40/60 duty cycle)				10000	ns
Pulse width low time, tw(L_SCLK)		0.4		0.6	SCLKs
Pulse width high time, tw(H_SCLK)		0.4		0.6	SCLKs
Hold time, hold from end of conversion to \overline{CS} high, $t_{h(EOC-CSH)}$ (EOC is in time, t_{c})	nternal, indicates end of conversion		0.05		μs
Active CS cycle time to reset internal MUX to AIN0, t(Reset cycle) (TL	C2552 only)	4		7	SCLKs
Delay time, delay from CS falling edge to SDO valid, td(CSL-SDOV)	V _{DD} = REF = 4.5 V, 25-pF load			40	ns
Delay time, delay from FS falling edge to SDO valid, td(FSL-SDOV) (TLC2551 only)	V _{DD} = REF = 4.5 V, 25-pF load			1	ns
Delay time, delay from SCLK rising edge to SDO valid, ^t d(SCLKH-SDOV) VDD = REF = 4.5 V, 25-pF load				11	ns
Delay time, delay from 17th SCLK rising edge to SDO 3-state, ^t d(SCLK17H-SDOZ) V _{DD} = REF = 4.5 V, 25-pF load				30	ns
Conversion time, t _C			28		SCLKs
Sampling time, t _(sample)	See Note 2	300			ns
	TLC2551/2/5C	0		70	°C
Operating free-air temperature, T _A	TLC2551/2/5I	-40		85	-0

NOTES: 1. Analog input voltages greater than that applied to VREF convert as all ones (11111111111), while input voltages less than that applied to GND convert as all zeros(00000000000).

2. Minimal t_(sample) is given by $0.9 \times 50 \text{ pF} \times (\text{R}_{\text{S}} + 0.5 \text{ k}\Omega)$, where R_S is the source output impedance.



electrical characteristics over recommended operating free-air temperature range,

 $V_{DD} = V_{REF} = 4.5$ V to 5.5 V, (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	түр†	MAX	UNIT
VOH	High-level output voltage	V _{DD} = 5.5 V, I _{OH} = -0.2 mA at 30-pF load		2.4			V
VOL	Low-level output voltage	$V_{DD} = 5.5 V, I_{OL} = 0.$	8 mA at 30-pF load			0.4	V
J	Off-state output current	$V_{O} = V_{DD}$	$\overline{CS} = V_{DD}$		1	2.5	
loz	(high-impedance-state)	$V_{O} = 0$	CS = VDD		-1	-2.5	μA
ΙΙΗ	High-level input current	$V_I = V_{DD}$			0.005	2.5	μA
Ι _{ΙL}	Low-level input current	V _I = 0 V			-0.00 5	2.5	μΑ
ICC	Operating supply current	CS at 0 V,	V _{DD} = 4.5 V to 5.5 V		3	3.5	mA
	Autopower-down current ^t (powerdown) ≥ 0.5 μs	For all digital inputs, $0 \le V_I \le 0.3 \text{ V or } V_I \ge V_{DD} - 0.3 \text{ V},$ SCLK = 0, $V_{DD} = 4.5 \text{ V to } 5.5 \text{ V},$ Ext ref Selected channel at V_{DD}				8	
ICC(AUTOPWDN)	Deep autopower-down current $t(powerdown) \ge 2 ms$					1	μA
	Selected analog input channel					1	
leakage current		Selected channel at 0 V				-1	μA
0		Analog inputs		20	45	50	
Ci	Input capacitance	Control Inputs			5	25	pF
	Input on resistance	V _{DD} = 5.5 V				500	Ω

[†] All typical values are at V_{DD} = 5 V, T_A = 25°C.



SLAS276D - MARCH 2000 - REVISED MAY 2003

ac specifications (f_i = 20 kHz)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SINAD	Signal-to-noise ratio + distortion	400 KSPS, V _{DD} = V _{REF} = 5 V	70	72		dB
THD	Total harmonic distortion	400 KSPS, V _{DD} = V _{REF} = 5 V		-84	-80	dB
ENOB	Effective number of bits	400 KSPS, V _{DD} = V _{REF} = 5 V		11.8		bits
SFDR	Spurious free dynamic range	400 KSPS, V _{DD} = V _{REF} = 5 V		-84	-80	dB
Analog	Input					
	Full-power bandwidth, –3 dB			1		MHz
	Full-power bandwidth, -1 dB			500		kHz

external reference specifications

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
	Reference input voltage	V_{DD} = 4.5 V to 5.5 V	V _{DD} = 4.5 V to 5.5 V			V _{DD}	V
	Defense a land land		CS = 1, SCLK = 0	100			MΩ
	Reference input impedance	V _{DD} = 5.5 V	$\overline{\text{CS}} = 0$, $\text{SCLK} = 20 \text{ MHz}$	20	25		kΩ
	Reference current	V _{DD} = V _{REF} = 5.5 V			100	400	μΑ
			CS = 1, SCLK = 0	5		15	-
	Reference input capacitance	$V_{DD} = V_{REF} = 5.5 V$	$\overline{\text{CS}} = 0$, $\text{SCLK} = 20 \text{ MHz}$	20	45	50	pF
VREF	Reference voltage	V _{DD} = 4.5 V to 5.5 V				V _{DD}	V

dc specification, V_{DD} = V_{REF} = 4.5 V to 5.5 V, SCLK frequency = 20 MHz (unless otherwise noted)

	PARAMETER	TEST (TEST CONDITIONS			MAX	UNIT
INL	Integral linearity error (see Note 4)				±0.6	±1	LSB
DNL	Differential linearity error	See Note 3			±0.5	±1	LSB
-	Offerst error (see Nets 5)	Can Nata 2	TLC2551/52			±1.5	
ЕO	Offset error (see Note 5)	See Note 3	TLC2555			±2.5	LSB
-		Can Nata 2	TLC2551/52			±2	1.00
EG	Gain error (see Note 5)	See Note 3	TLC2555			±5	LSB
-	-		TLC2551/52			±2	1.05
Et	Total unadjusted error (see Note 6)	See Note 3	TLC2555			±5	LSB


NOTES: 3. Analog input voltages greater than that applied to V_{REF} convert as all ones (1111111111).

4. Linear error is the maximum deviation from the best straight line through the A/D transfer characteristics.

5. Zero error is the difference between 00000000000 and the converted output for zero input voltage: full-scale error is the difference between 11111111111 and the converted output for full-scale input voltage.

6. Total unadjusted error comprises linearity, zero, and full-scale errors.





PARAMETER MEASUREMENT INFORMATION

Figure 6. TLC2551 Critical Timing (Control via CS and FS or FS only)




Figure 7. TLC2551 Critical Timing (Control via \overline{CS} only, FS = 1)








Figure 8. TLC2552 Reset Cycle Critical Timing





Figure 9. TLC2552 and TLC2555 Conversion Cycle Critical Timing




TYPICAL CHARACTERISTICS

















TYPICAL CHARACTERISTICS











Figure 17







TYPICAL CHARACTERISTICS



APPLICATION INFORMATION











Figure 21. Typical TLC2551 Interface to a TMS320 DSP



APPLICATION INFORMATION



[†] For TLC2555 only

Figure 22. Typical TLC2552/55 Interface to a TMS320 DSP



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated