

# 2.5/3.3V, 200-MHz High-Speed Multi-Phase PLL Clock Buffer

## **Features**


- 2.5V or 3.3V operation
- · Split output bank power supplies
- Output frequency range: 6 MHz to 200 MHz
- 50 ps typical matched-pair Output-output skew
- 50 ps typical Cycle-cycle jitter
- 49.5/50.5% typical output duty cycle
- · Selectable output drive strength
- · Selectable positive or negative edge synchronization
- Eight LVTTL outputs driving  $50\Omega$  terminated lines
- LVCMOS/LVTTL over-voltage-tolerant reference input
- Phase adjustments in 625-/1250-ps steps up to  $\pm$ 7.5 ns
- 2x, 4x multiply and (1/2)x, (1/4)x divide ratios
- · Spread-Spectrum-compatible
- Industrial temp. range: -40°C to +85°C
- 32-pin TQFP package

# Description

The CY7B9950 RoboClock<sup>®</sup> is a low-voltage, low-power, eight-output, 200-MHz clock driver. It features output phase programmability which is necessary to optimize the timing of high-performance computer and communication systems.

The user can program the phase of the output banks through nF[0:1] pins. The adjustable phase feature allows the user to skew the outputs to lead or lag the reference clock. Any one of the outputs can be connected to feedback input to achieve different reference frequency multiplication and divide ratios and zero input-output delay.

The device also features split output bank power supplies which enable the user to run two banks (1Qn and 2Qn) at a power supply level different from that of the other two banks (3Qn and 4Qn). Additionally, the three-level PE/HD pin controls the synchronization of the output signals to either the rising or the falling edge of the reference clock and selects the drive strength of the output buffers. The high drive option (PE/HD = MID) increases the output current from  $\pm$  12 mA to  $\pm$  24 mA(3.3V).





# **Pin Description**

Pin	Name	<b>I/O</b> <sup>[1]</sup>	Туре	Description	
29	REF	I	LVTTL/LVCMOS	Reference Clock Input.	
13	FB	I	LVTTL	Feedback Input.	
27	TEST	I	Three-level	When MID or HIGH, Disables Phase-locked Loop (PLL) (except for conditions of <i>note 3</i> ). REF goes to outputs of Bank 1 and Bank 2. REF goes to outputs of Bank 3 and Bank 4 through output dividers K and M. Set LOW for normal operation.	
22	sOE#	I, PD	Two-level	rnchronous Output Enable. When HIGH, it stops clock outputs (except 2Q0 d 2Q1) in a LOW state (for PE = H or M) – 2Q0 and 2Q1 may be used as a feedback signal to maintain phase lock. When TEST is held at MID level d sOE# is HIGH, the nF[1:0] pins act as output disable controls for individual nks when nF[1:0] = LL. Set sOE# LOW for normal operation.	
4	PE/HD	I, PU	Three-level	elects Positive or Negative Edge Control and High or Low output drive trength. When LOW/HIGH the outputs are synchronized with the egative/positive edge of the reference clock, respectively. When at MID level, he output drive strength is increased and the outputs synchronize with the ositive edge of the reference clock (see <i>Table 6</i> ).	
24, 23, 26, 25, 1, 32, 3, 2	nF[1:0]	I	Three-level	elect frequency and phase of the outputs (see <i>Table 5</i> ).	
31	FS	I	Three-level	Selects VCO operating frequency range (see Table 4).	
19, 20, 15, 16, 10, 11, 6, 7	nQ[1:0]	0	LVTTL	Four banks of two outputs (see Tables 1, 2, and 3).	
21	V <sub>DDQ1</sub> <sup>[2]</sup>	PWR	Power	Power supply for Bank 1 and Bank 2 output buffers (see <i>Table 7</i> for supply level constraints).	
12	V <sub>DDQ3</sub> [2]		Power	Power supply for Bank 3 output buffers (see Table 7 for supply level onstraints).	
5	V <sub>DDQ4</sub> <sup>[2]</sup>	PWR	Power	Power supply for Bank 4 output buffers (see <i>Table 7</i> for supply level constraints).	
14,30	V <sub>DD</sub> [2]	PWR	Power	Power supply for internal circuitry (see <i>Table 7</i> for supply level constraints).	
8,9,17,18,28	V <sub>SS</sub>	PWR	Power	Ground.	

## **Device Configuration**

The outputs of the CY7B9950 can be configured to run at frequencies ranging from 6 to 200 MHz. Banks 3 and 4 output dividers are controlled by 3F[1:0] and 4F[1:0] as indicated in *Table 1* and *Table 2*, respectively.

Table 1. Output Divider Settings — Bank 3

3F[1:0]	K — Bank3 Output Divider
LL	2
HH	4
Other <sup>[4]</sup>	1

Table 2. Output Divider Settings — Bank 4

4F[1:0]	M — Bank4 Output Divider
LL	2
Other <sup>[4]</sup>	1

The three-level FS control pin setting determines the nominal operating frequency range of the divide-by-one outputs of the device. The CY7B9950 PLL operating frequency range that corresponds to each FS level is given in *Table 3*.

**Table 3. Frequency Range Select** 

FS	PLL Frequency Range
L	24 to 50 MHz
M	48 to 100 MHz
Н	96 to 200 MHz

Selectable output skew is in discrete increments of time unit ( $t_U$ ). The value of  $t_U$  is determined by the FS setting and the maximum nominal frequency. The equation to be used to determine the  $t_U$  value is as follows:  $t_U = 1 / (f_{NOM} \times MF)$ 

where MF is a multiplication factor, which is determined by the FS setting as indicated in *Table 4*.

#### Notes:

- 1. "PD" indicates an internal pull-down and "PU" indicates an internal pull-up. "3" indicates a three-level input buffer
- A bypass capacitor (0.1μF) should be placed as close as possible to each positive power pin (< 0.2"). If these bypass capacitors are not close to the pins their high-frequency filtering characteristic will be cancelled by the lead inductance of the traces.</li>
- When TEST = MID and sOE# = HIGH, PLL remains active with nF[1:0] = LL functioning as an output disable control for individual output banks. Skew selections
  remain in effect unless nF[1:0] = LL.
- 4. These states are used to program the phase of the respective banks (see Table 5).



**Table 4. MF Calculation** 

FS	MF	f <sub>NOM</sub> at which t <sub>U</sub> is 1.0 ns(MHz)
L	32	31.25
М	16	62.5
Н	8	125

**Table 5. Output Skew Settings** 

nF[1:0]	Skew (1Q[0:1],2Q[0:1])	Skew (3Q[0:1])	Skew (4Q[0:1])
LL <sup>[5]</sup>	−4t <sub>U</sub>	Divide By 2	Divide By 2
LM	−3t <sub>U</sub>	−6t <sub>U</sub>	v6t <sub>U</sub>
LH	−2t <sub>U</sub>	−4t <sub>U</sub>	−4t <sub>U</sub>
ML	−1t <sub>U</sub>	−2t <sub>U</sub>	v2t <sub>U</sub>
MM	Zero Skew	Zero Skew	Zero Skew
MH	+1t <sub>U</sub>	+2t <sub>U</sub>	+2t <sub>U</sub>
HL	+2t <sub>U</sub>	+4t <sub>U</sub>	+4t <sub>U</sub>
HM	+3t <sub>U</sub>	+6t <sub>U</sub>	+6t <sub>U</sub>
HH	+4t <sub>U</sub>	Divide By 4	Inverted <sup>[6]</sup>

In addition to determining whether the outputs synchronize to the rising or the falling edge of the reference signal, the 3-level PE/HD pin controls the output buffer drive strength as indicated in *Table 6*.

The CY7B9950 features split power supply buses for Banks 1 and 2, Bank 3 and Bank 4, which enables the user to obtain both 3.3V and 2.5V output signals from one device. The core power supply (VDD) must be set a level that is equal or higher than on any one of the output power supplies.

Table 6. PE/HD Settings

PE/HD	Synchronization	Output Drive Strength <sup>[7]</sup>
L	Negative	Low Drive
М	Positive	High Drive
Н	Positive	Low Drive

**Table 7. Power Supply Constraints** 

$V_{DD}$	<b>V<sub>DDQ1</sub></b> [8]	<b>V</b> DDQ3 <sup>[8]</sup>	V <sub>DDQ4</sub> <sup>[8]</sup>
3.3V	3.3V or 2.5V	3.3V or 2.5V	3.3V or 2.5V
2.5V	2.5V	2.5V	2.5V

# **Governing Agencies**

The following agencies provide specifications that apply to the CY7B9950. The agency name and relevant specification is listed below.

Table 8.

Agency Name	Specification
JEDEC	JESD 51 (Theta JA) JESD 65 (Skew, Jitter)
IEEE	1596.3 (Jitter Specs)
UL-194_V0	94 (Moisture Grading)
MIL	883E Method 1012.1 (Therma Theta JC)

#### Notes:

- LL disables outputs if TEST = MID and sOE# = HIGH.
- 6. When 4Q[0:1] are set to run inverted (HH mode), sOE# disables these outputs HIGH when PE/HD = HIGH or MID, sOE# disables them LOW when PE/HD = LOW.
- 7. Please refer to "DC Parameters" section for  $I_{OH}/I_{OL}$  specifications.
- 8. V<sub>DDQ1/3/4</sub> must not be set at a level higher than that of V<sub>DD</sub>. They can be set at different levels from each other, e.g., V<sub>DD</sub> = 3.3V, V<sub>DDQ1</sub> = 3.3V, V<sub>DDQ3</sub> = 2.5V and V<sub>DDQ4</sub> = 2.5V.



# **Absolute Maximum Conditions**

Parameter	Description	Condition	Min.	Max.	Unit
$V_{DD}$	Operating Voltage	Functional @ 2.5V ± 5%	2.375	2.625	V
$V_{DD}$	Operating Voltage	Functional @ 3.3V ± 10%	2.97	3.63	V
V <sub>IN(MIN)</sub>	Input Voltage	Relative to V <sub>SS</sub>	V <sub>SS</sub> - 0.3	_	V
V <sub>IN(MAX)</sub>	Input Voltage	Relative to V <sub>DD</sub>	_	V <sub>DD</sub> + 0.3	V
T <sub>S</sub>	Temperature, Storage	Non-functional	-65	+150	°C
T <sub>A</sub>	Temperature, Operating Ambient	Functional	-40	+85	°C
T <sub>J</sub>	Temperature, Junction	Functional	_	155	°C
$Ø_{JC}$	Dissipation, Junction to Case	Mil-Spec 883E Method 1012.1	_	42	°C/W
$Ø_{JA}$	Dissipation, Junction to Ambient	JEDEC (JESD 51)	_	105	°C/W
ESD <sub>HBM</sub>	ESD Protection (Human Body Model)	MIL-STD-883, Method 3015	2000	_	V
UL-94	Flammability Rating	@1/8 in.	V-	-0	
MSL	Moisture Sensitivity Level			1	
F <sub>IT</sub>	Failure in Time	Manufacturing Testing	1	0	ppm

# DC Electrical Specifications @ 2.5V

Parameter	Description	Conditions	Min.	Max.	Unit
$V_{DD}$	2.5 Operating Voltage	2.5V ± 5%	2.375	2.625	V
$V_{IL}$	Input LOW Voltage	REF, FB and sOE# Inputs	_	0.7	V
V <sub>IH</sub>	Input HIGH Voltage		1.7	_	V
V <sub>IHH</sub> [9]	Input HIGH Voltage	3-Level Inputs	V <sub>DD</sub> – 0.4	_	V
V <sub>IMM</sub> [9]	Input MID Voltage	(TEST, FS, nF[1:0], PE/HD) (These pins are normally wired to V <sub>DD</sub> ,GND or unconnected.)	V <sub>DD</sub> /2 – 0.2	V <sub>DD</sub> /2 + 0.2	V
V <sub>ILL</sub> [9]	Input LOW Voltage	nected.)	_	0.4	V
I <sub>IL</sub>	Input Leakage Current	$V_{IN} = V_{DD}/G_{ND},$ $V_{DD} = max.$ (REF and FB inputs)	<b>-</b> 5	5	μА
l <sub>3</sub>	3-Level Input DC Current	HIGH, V <sub>IN</sub> = V <sub>DD</sub> 3-Level Inputs	-	200	μΑ
		MID, $V_{IN} = V_{DD}/2$ (TEST, FS, nF[1:0], DS[1:0], PD#/DIV,	-50	50	μΑ
		LOW, V <sub>IN</sub> = V <sub>SS</sub> PE/HD)	-200	-	μΑ
I <sub>PU</sub>	Input Pull-up Current	$V_{IN} = V_{SS}, V_{DD} = max.$	-25	-	μΑ
I <sub>PD</sub>	Input Pull-down Current	$V_{IN} = V_{DD}, V_{DD} = max., (sOE#)$	_	100	μΑ
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 12 mA (PE/HD = L/H), (nQ[0:1])	_	0.4	V
		$I_{OL} = 20 \text{ mA (PE/HD} = \text{MID), (nQ[0:1])}$	_	0.4	V
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -12 \text{ mA (PE/HD} = L/H), (nQ[0:1])$	2.0	_	V
		$I_{OH} = -20 \text{ mA (PE/HD} = \text{MID), (nQ[0:1])}$	2.0	_	V
I <sub>DDQ</sub>	Quiescent Supply Current	V <sub>DD</sub> = max., TEST = MID, REF = LOW, sOE# = LOW, outputs not loaded	-	2	mA
I <sub>DD</sub>	Dynamic Supply Current	@ 100 MHz	15	0	mA
C <sub>IN</sub>	Input Pin Capacitance		4		pF

Note:

<sup>9.</sup> These inputs are normally wired to V<sub>DD</sub>, GND or unconnected. Internal termination resistors bias unconnected inputs to V<sub>DD</sub>/2.



# DC Specifications @ 3.3V

Parameter	Description	Condition	Min.	Max.	Unit
$V_{DD}$	3.3 Operating Voltage	3.3V ± 10%	2.97	3.63	V
$V_{IL}$	Input LOW Voltage	REF, FB and sOE# Inputs	_	0.8	V
$V_{IH}$	Input HIGH Voltage		2.0	_	V
V <sub>IHH</sub> [9]	Input HIGH Voltage	3-Level Inputs	V <sub>DD</sub> – 0.6	_	V
V <sub>IMM</sub> [9]	Input MID Voltage	(TEST, FS, nF[1:0], PE/HD) (These pins are normally wired to V <sub>DD</sub> ,GND or unconected.)	V <sub>DD</sub> /2 – 0.3	V <sub>DD</sub> /2 + 0.3	V
V <sub>ILL</sub> [9]	Input LOW Voltage	unconected.)	_	0.6	V
I <sub>IL</sub>	Input Leakage Current	$V_{IN} = V_{DD}/G_{ND}, V_{DD} = \text{max.}$ (REF and FB inputs)	<b>-</b> 5	5	μА
l <sub>3</sub>	3-Level Input DC Current	HIGH, V <sub>IN</sub> = V <sub>DD</sub> 3-Level Inputs	_	200	μΑ
		MID, $V_{IN} = V_{DD}/2$ (TEST, FS, nF[1:0], DS[1:0], PD#/DIV,	-50	50	μΑ
		LOW, V <sub>IN</sub> = V <sub>SS</sub> PE/HD)	-200	_	μΑ
I <sub>PU</sub>	Input Pull-up Current	$V_{IN} = V_{SS}$ , $V_{DD} = max$ .	-100	-	μА
I <sub>PD</sub>	Input Pull-down Current	$V_{IN} = V_{DD}, V_{DD} = max., (sOE#)$	_	100	μΑ
V <sub>OL</sub>	Output LOW Voltage	$I_{OL} = 12 \text{ mA } (PE/HD = L/H), (nQ[0:1])$	_	0.4	V
		$I_{OL} = 24 \text{ mA (PE/HD} = \text{MID), (nQ[0:1])}$	_	0.4	V
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -12 \text{ mA (PE/HD} = L/H), (nQ[0:1])$	2.4	_	V
		$I_{OH} = -24 \text{ mA (PE/HD = MID), (nQ[0:1])}$	2.4	_	V
I <sub>DDQ</sub>	Quiescent Supply Current	V <sub>DD</sub> = max., TEST = MID, REF = LOW, sOE# = LOW, outputs not loaded	_	2	mA
I <sub>DD</sub>	Dynamic Supply Current	@ 100 MHz	23	0	mA
C <sub>IN</sub>	Input Pin Capacitance		4		pF



# **AC Test Loads and Waveforms**




Figure 1. AC Test Loads




Figure 2. Output Waveforms



Figure 3. Test Waveforms



# **AC Input Specifications**

Parameter	Description	Condition	Min.	Max.	Unit
$T_R,T_F$	Input Rise/Fall Time	0.8V - 2.0V	-	10	ns/V
T <sub>PWC</sub>	Input Clock Pulse	HIGH or LOW	2	_	ns
T <sub>DCIN</sub>	Input Duty Cycle		10	90	%
F <sub>REF</sub>	Reference Input Frequency	FS = LOW	6	50	
		FS = MID	12	100	MHz
		FS = HIGH	24	200	

# **Switching Characteristics**

Parameter Description		Condition	Min.	Тур.	Max.	Unit
F <sub>OR</sub>	Output Frequency Range		6	_	200	MHz
VCO <sub>LR</sub>	VCO Lock Range			_	400	MHz
VCO <sub>LBW</sub>	VCO Loop Bandwidth		0.25	_	3.5	MHz
t <sub>SKEWPR</sub>	Matched-Pair Skew <sup>[10]</sup>	Skew between the earliest and the latest output transitions within the same bank.	_	50	100	ps
t <sub>SKEW0</sub>	Output-Output Skew <sup>[10]</sup>	Skew between the earliest and the latest output transitions among all outputs at $0 t_{\rm U}$ .	_	100	200	ps
t <sub>SKEW1</sub>		Skew between the earliest and the latest output transitions among all outputs for which the same phase delay has been selected.	-	100	200	ps
t <sub>SKEW2</sub>		Skew between the nominal output rising edge to the inverted output falling edge	_	_	500	ps
t <sub>SKEW3</sub>	Output-Output Skew <sup>[10]</sup>	Skew between non-inverted outputs running at different frequencies	_	_	500	ps
t <sub>SKEW4</sub>		Skew between nominal to inverted outputs running at different frequencies	-	_	500	ps
t <sub>SKEW5</sub>		Skew between nominal outputs at different power supply levels	_	_	650	ps
t <sub>PART</sub>	Part-Part Skew	Skew between the outputs of any two devices under identical settings and conditions (V <sub>DDQ</sub> ,V <sub>DD</sub> ,temp, air flow, frequency, etc.)		_	750	ps
t <sub>PD0</sub>	Ref-FB Propagation Delay <sup>[11]</sup>		-250	_	+250	ps
t <sub>ODCV</sub>	Output Duty Cycle	Fout < 100 MHz, measured at V <sub>DD</sub> /2	48	49.5/ 50.5	52	%
		Fout > 100 MHz, measured at V <sub>DD</sub> /2	45	48/ 52	55	
t <sub>PWH</sub>	Output High Time Deviation from 50%	Measured at 2.0V for $V_{DD}$ = 3.3V and at 1.7V for $V_{DD}$ = 2.5V.	_	_	1.5	ns
t <sub>PWL</sub>	Output Low Time Deviation from 50% Measured at $0.8V$ for $V_{DD} = 3.3V$ and at $0.7V$ for $V_{DD} = 2.5V$ .		_	_	2.0	ns
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time	Measured at $0.8V - 2.0V$ for $V_{DD} = 3.3V$ and $0.7V - 1.7V$ for $V_{DD} = 2.5V$		-	1.5	ns
t <sub>LOCK</sub>	PLL lock time <sup>[12,13]</sup>		_	-	0.5	ms
t <sub>CCJ</sub>	Cycle-Cycle Jitter	Divide by 1 output frequency, FS = L, FB = divide by 1,2,4	_	50	100	ps
		Divide by 1 output frequency, FS = M/H, FB = divide by 1,2,4	-	70	150	ps

Notes:

10. Test load = 20 pF, terminated to V<sub>CC</sub>/2. All outputs are equally loaded.

11. t<sub>PD</sub> is measured at 1.5V for V<sub>DD</sub> = 3.3V and at 1.25V for V<sub>DD</sub> = 2.5V with REF rise/fall times of 0.5 ns between 0.8V – 2.0V.

12. t<sub>LOCK</sub> is the time that is required before outputs synchronize to REF. This specification is valid with stable power supplies which are within normal operating limits.

13. Lock detector circuit may be unreliable for input frequencies lower than 4 MHz, or for input signals which contain significant jitter.



# **AC Timing Definitions**




Figure 4. Timing Definitions

# **Ordering Information**

Part Number	Package Type	Product Flow		
CY7B9950AC	32 TQFP	Commercial, 0° to 70°C		
CY7B9950ACT	32 TQFP – Tape and Reel	Commercial, 0° to 70°C		
CY7B9950AI	32 TQFP	Industrial, -40° to 85°C		
CY7B9950AIT	32 TQFP – Tape and Reel	Industrial, -40° to 85°C		
Lead-free				
CY7B9950AXC	32 TQFP	Commercial, 0° to 70°C		
CY7B9950AXCT	32 TQFP – Tape and Reel	Commercial, 0° to 70°C		
CY7B9950AXI	32 TQFP	Industrial, -40° to 85°C		
CY7B9950AXIT 32 TQFP – Tape and Reel		Industrial, -40° to 85°C		


Document #: 38-07338 Rev. \*C

Page 8 of 10



# **Package Drawing and Dimension**

#### 32-lead Thin Plastic Quad Flatpack 7 x 7 x 1.0 mm A32



RoboClock is a registered trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



# **Document History Page**

Document Title: RoboClock® CY7B9950 2.5/3.3V, 200-MHz High-Speed Multi-Phase PLL Clock Buffer Document Number: 38-07338					
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change	
**	121663	11/25/02	RGL	New Data Sheet	
*A	122548	12/12/02	RGL	Removed the PD#/DIV and DS[1:0] pins in $V_{\rm IHH}, V_{\rm IMM}$ and $V_{\rm ILL}$ for both 2.5V and 3.3V DC Electrical Specs tables	
*B	124646	03/05/03	RGL	Corrected the description of Pin 27(TEST) in the Pin Description table Corrected the description of Pin 12 ( $V_{DDQ}$ ) in the Pin Description table Corrected the Min and Max values of $V_{DD}$ from 2.25/2.75 to 2.375/2.625 Volts in the Absolute Maximum Conditions table	
*C	433662	See ECN	RGL	Added Lead-free devices Added Jitter typical values	