

## FEATURES

- 2Ω Max On Resistance**
- 0.5Ω Max On Resistance Flatness**
- 200mA continuous current**
- 33 V supply range**
- Fully specified at +12 V, ±15 V, ±5 V**
- No  $V_L$  supply required**
- 3 V logic-compatible inputs**
- Rail-to-rail operation**
- 16-lead TSSOP and 16-lead LFCSP packages**

## APPLICATIONS

- Automatic test equipment**
- Data acquisition systems**
- Battery-powered systems**
- Sample-and-hold systems**
- Audio signal routing**
- Communication systems**
- Relay Replacement**

## GENERAL DESCRIPTION


The ADG1436 is a monolithic CMOS device containing two independently selectable SPDT switches. An EN input on the LFCSP package is used to enable or disable the device. When disabled, all channels are switched off. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. Both switches exhibit break-before-make switching action for use in multiplexer applications.

It is designed on an *i*CMOS process. *i*CMOS (industrial-CMOS) is a modular manufacturing process combining high voltage CMOS (complementary metal-oxide semiconductor) and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, *i*CMOS components can tolerate high supply

### Rev. PrC


Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## FUNCTIONAL BLOCK DIAGRAM



SWITCHES SHOWN FOR A LOGIC "1" INPUT

Figure 1.TSSOP package



SWITCHES SHOWN FOR A "1" INPUT LOGIC

Figure 2.LFCSP package

voltages, while providing increased performance, dramatically lower power consumption, and reduced package size.

The on resistance profile is very flat over the full analog input range ensuring excellent linearity and low distortion when switching audio signals. *i*CMOS construction ensures ultralow power dissipation, making the part ideally suited for portable and battery-powered instruments.

## PRODUCT HIGHLIGHTS

1. 2Ω Max On Resistance over temperature.
2. Minimum distortion
3. 3 V logic-compatible digital inputs:  $V_{IH} = 2.0$  V,  $V_{IL} = 0.8$  V.
4. No  $V_L$  logic power supply required.
5. Ultralow power dissipation:  $<0.03$  μW.
6. 16-lead TSSOP and 16-lead 4 mm × 4mm LFCSP packages.

**TABLE OF CONTENTS**

|                                |   |   |    |
|--------------------------------|---|---|----|
| Specifications.....            | 3 | Pin Configurations and Function Descriptions..... | 8  |
| Dual Supply .....              | 3 | Terminology.....                                  | 9  |
| Single Supply .....            | 4 | Typical Performance Characteristics .....         | 10 |
| Absolute Maximum Ratings.....  | 7 | Test Circuits.....                                | 13 |
| Truth Table For Switches ..... | 8 | Outline Dimensions .....                          | 15 |
| ESD Caution.....               | 7 | Ordering Guide .....                              | 15 |

**REVISION HISTORY**

## SPECIFICATIONS

### DUAL SUPPLY

$V_{DD} = 15\text{ V} \pm 10\%$ ,  $V_{SS} = -15\text{ V} \pm 10\%$ , GND = 0 V, unless otherwise noted.

Table 1.

|  | 25°C                    | -40°C to +85°C | -40°C to +125°C      |  |  |
|--|-------------------------|----------------|----------------------|--|--|
| <b>ANALOG SWITCH</b>                                     |                         |                |                      |  |  |
| Analog Signal Range                                      |                         |                | $V_{DD}$ to $V_{SS}$ | V  |  |
| On Resistance ( $R_{ON}$ )                               | 1.5                     | 2              |                      | $\Omega$ typ<br>$\Omega$ max                 | $V_S = \pm 10\text{ V}$ , $I_S = -10\text{ mA}$ ; Figure 23<br>$V_{DD} = +13.5\text{ V}$ , $V_{SS} = -13.5\text{ V}$   |
| On Resistance Match between Channels ( $\Delta R_{ON}$ ) | 0.1                     | 0.5            |                      | $\Omega$ typ<br>$\Omega$ max                 | $V_S = \pm 10\text{ V}$ , $I_S = -10\text{ mA}$  |
| On Resistance Flatness ( $R_{FLAT(ON)}$ )                | 0.1                     | 0.5            |                      | $\Omega$ max<br>$\Omega$ typ<br>$\Omega$ max | $V_S = -5\text{ V}/0\text{ V}/+5\text{ V}$ ; $I_S = -10\text{ mA}$   |
| <b>LEAKAGE CURRENTS</b>                                  |                         |                |                      |  |  |
| Source Off Leakage, $I_S$ (Off)                          | $\pm 0.01$<br>$\pm 0.5$ | $\pm 2.5$      | $\pm 5$              | nA typ<br>nA max                             | $V_{DD} = +16.5\text{ V}$ , $V_{SS} = -16.5\text{ V}$<br>$V_S = \pm 10\text{ V}$ , $V_S = \pm 10\text{ V}$ ; Figure 23 |
| Drain Off Leakage, $I_D$ (Off)                           | $\pm 0.01$<br>$\pm 0.5$ | $\pm 2.5$      | $\pm 5$              | nA typ<br>nA max                             | $V_S = \pm 10\text{ V}$ , $V_S = \pm 10\text{ V}$ ; Figure 23  |
| Channel On Leakage, $I_D$ , $I_S$ (On)                   | $\pm 0.04$<br>$\pm 1$   | $\pm 2.5$      | $\pm 5$              | nA typ<br>nA max                             | $V_S = V_D = \pm 10\text{ V}$ ; Figure 23  |
| <b>DIGITAL INPUTS</b>                                    |                         |                |                      |  |  |
| Input High Voltage, $V_{INH}$                            |                         |                | 2.0                  | V min  |  |
| Input Low Voltage, $V_{INL}$                             |                         |                | 0.8                  | V max  |  |
| Input Current, $I_{INL}$ or $I_{INH}$                    | 0.005                   |                | $\pm 0.5$            | $\mu\text{A}$ typ<br>$\mu\text{A}$ max       | $V_{IN} = V_{INL}$ or $V_{INH}$  |
| Digital Input Capacitance, $C_{IN}$                      | 5                       |                |                      | pF typ                                       |  |
| <b>DYNAMIC CHARACTERISTICS<sup>1</sup></b>               |                         |                |                      |  |  |
| Transition Time, $t_{TRANS}$                             | 120<br>150              |                | 200                  | ns typ<br>ns max                             | $R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$<br>$V_S = +10\text{ V}$ ; Figure 25   |
| $t_{ON}$ (EN)  | 85<br>105               | 130            | 140                  | ns typ<br>ns max                             | $R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$<br>$V_S = 10\text{ V}$ ; see Figure 25                                      |
| $t_{OFF}$ (EN)   | 105<br>125              | 150            | 170                  | ns typ<br>ns max                             | $R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$<br>$V_S = 10\text{ V}$ ; see Figure 25                                      |
| Break-before-Make Time Delay, $t_D$                      | 15                      |                | 40<br>1              | ns typ<br>ns min                             | $R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$<br>$V_{S1} = V_{S2} = +10\text{ V}$ ; Figure 27                             |
| Charge Injection   | 50                      |                |                      | pC typ                                       | $V_S = 0\text{ V}$ , $R_S = 0\ \Omega$ , $C_L = 1\text{ nF}$ ; Figure 29   |
| Off Isolation  | 50                      |                |                      | dB typ                                       | $R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; Figure 30  |
| Channel-to-Channel Crosstalk                             | 60                      |                |                      | dB typ                                       | $R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; Figure 31  |
| Total Harmonic Distortion + Noise                        | 0.015                   |                |                      | % typ  | $R_L = 110\ \Omega$ , 5 V rms, $f = 20\text{ Hz}$ to 20 kHz  |
| -3 dB Bandwidth  | 100                     |                |                      | MHz typ                                      | $R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ ; Figure 32   |
| $C_S$ (Off)  | 35                      |                |                      | pF typ                                       | $f = 1\text{ MHz}$ ; $V_S = 0\text{ V}$  |
| $C_D$ (Off)  | 35                      |                |                      | pF typ                                       | $f = 1\text{ MHz}$ ; $V_S = 0\text{ V}$  |
| $C_D$ , $C_S$ (On)                                       | 70                      |                |                      | pF typ                                       | $f = 1\text{ MHz}$ ; $V_S = 0\text{ V}$  |
| <b>POWER REQUIREMENTS</b>                                |                         |                |                      |  |  |
| $I_{DD}$   | 0.001                   |                |                      | $\mu\text{A}$ typ<br>$\mu\text{A}$ max       | $V_{DD} = +16.5\text{ V}$ , $V_{SS} = -16.5\text{ V}$<br>Digital Inputs = 0 V or $V_{DD}$                              |
| $I_{DD}$   | 150                     |                | 1                    | $\mu\text{A}$ typ<br>$\mu\text{A}$ max       | Digital Input = 5 V  |
| $I_{SS}$   | 0.001                   |                | 300                  | $\mu\text{A}$ typ<br>$\mu\text{A}$ max       | Digital Inputs = 0 V, 5V or $V_{DD}$   |
|  |                         |                | 1.0                  | $\mu\text{A}$ typ<br>$\mu\text{A}$ max       |  |

|                 | 25°C | -40°C to +85°C | -40°C to +125°C    |           |          |
|-----------------|------|----------------|--------------------|-----------|----------|
| $V_{DD}/V_{SS}$ |      |                | $\pm 4.5/\pm 16.5$ | V min/max | Gnd = 0V |

<sup>1</sup> Guaranteed by design, not subject to production test.

## SINGLE SUPPLY

$V_{DD} = 12\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ , GND = 0 V, unless otherwise noted.

**Table 2.**

|  | 25°C       | -40°C to +85°C | -40°C to +125°C |                   |  |
|--|------------|----------------|-----------------|-------------------|--|
| <b>ANALOG SWITCH</b>                                     |            |                |                 |                   |  |
| ANALOG SWITCH  |            |                |                 |                   |  |
| Analog Signal Range                                      |            |                | 0 V to $V_{DD}$ | V                 |  |
| On Resistance ( $R_{ON}$ )                               | 2.5        |                |                 | $\Omega$ typ      | $V_S = +10\text{ V}$ , $I_S = -10\text{ mA}$ ; Figure 23                       |
|  | 3          | 4              |                 | $\Omega$ max      |  |
| On Resistance Match between Channels ( $\Delta R_{ON}$ ) | 0.1        |                |                 | $\Omega$ typ      | $V_S = +10\text{ V}$ , $I_S = -10\text{ mA}$                                   |
|  |            | 0.5            |                 | $\Omega$ max      |  |
| On Resistance Flatness ( $R_{FLAT(ON)}$ )                | 0.1        |                |                 | $\Omega$ typ      | $V_S = +3\text{ V}/+6\text{ V}/+9\text{ V}$ , $I_S = -10\text{ mA}$            |
|  |            | 0.5            |                 |                   |  |
| <b>LEAKAGE CURRENTS</b>                                  |            |                |                 |                   |  |
| Source Off Leakage, $I_S$ (Off)                          | $\pm 0.01$ |                |                 | nA typ            | $V_{DD} = 12\text{ V}$   |
|  | $\pm 0.5$  | $\pm 2.5$      | $\pm 5$         | nA max            | $V_S = 1\text{ V}/10\text{ V}$ , $V_D = 10\text{ V}/1\text{ V}$ ; Figure 24    |
| Drain Off Leakage, $I_D$ (Off)                           | $\pm 0.01$ |                |                 | nA typ            | $V_S = 1\text{ V}/10\text{ V}$ , $V_D = 10\text{ V}/1\text{ V}$ ; Figure 24    |
|  | $\pm 0.5$  | $\pm 2.5$      | $\pm 5$         | nA max            |  |
| Channel On Leakage, $I_D$ , $I_S$ (On)                   | $\pm 0.04$ |                |                 | nA typ            | $V_S = V_D = 1\text{ V}$ or $10\text{ V}$ ; Figure 25                          |
|  | $\pm 1$    | $\pm 2.5$      | $\pm 5$         | nA max            |  |
| <b>DIGITAL INPUTS</b>                                    |            |                |                 |                   |  |
| Input High Voltage, $V_{INH}$                            |            |                | 2.0             | V min             |  |
| Input Low Voltage, $V_{INL}$                             |            |                | 0.8             | V max             |  |
| Input Current, $I_{INL}$ or $I_{INH}$                    | 0.001      |                |                 | $\mu\text{A}$ typ | $V_{IN} = V_{INL}$ or $V_{INH}$  |
|  |            |                | $\pm 0.5$       | $\mu\text{A}$ max |  |
| Digital Input Capacitance, $C_{IN}$                      | 5          |                |                 | pF typ            |  |
| <b>DYNAMIC CHARACTERISTICS<sup>1</sup></b>               |            |                |                 |                   |  |
| Transition Time, $t_{TRANS}$                             | 120        |                |                 | ns typ            | $R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$                                     |
|  | 150        |                | 200             | ns max            | $V_S = 8\text{ V}$ ; Figure 25   |
| $t_{ON}$ (EN)  | 85         |                |                 | ns typ            | $R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$                                     |
|  | 105        | 130            | 140             | ns max            | $V_S = 8\text{ V}$ ; Figure 25   |
| $t_{OFF}$ (EN)   | 105        |                |                 | ns typ            | $R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$                                     |
|  | 125        | 150            | 170             | ns max            | $V_S = 8\text{ V}$ ; Figure 25   |
| Break-before-Make Time Delay, $t_D$                      | 15         |                |                 | ns typ            | $R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$                                     |
|  |            |                | 1               | ns min            | $V_{S1} = V_{S2} = 8\text{ V}$ ; Figure 27                                     |
| Charge Injection   | 30         |                |                 | pC typ            | $V_S = 6\text{ V}$ , $R_S = 0\ \Omega$ , $C_L = 1\text{ nF}$ ; Figure 29       |
| Off Isolation  | 50         |                |                 | dB typ            | $R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; Figure 30;     |
| Channel-to-Channel Crosstalk                             | 60         |                |                 | dB typ            | $R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; Figure 31      |
| Total Harmonic Distortion + Noise                        | 0.015      |                |                 | % typ             | $R_L = 110\ \Omega$ , $5\text{ V rms}$ , $f = 20\text{ Hz}$ to $20\text{ kHz}$ |
| -3 dB Bandwidth  | 100        |                |                 | MHz typ           | $R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ ; Figure 32                           |
| $C_S$ (Off)  | 35         |                |                 | pF typ            | $f = 1\text{ MHz}$ ; $V_S = 6\text{ V}$  |
| $C_D$ (Off)  | 35         |                |                 | pF typ            | $f = 1\text{ MHz}$ ; $V_S = 6\text{ V}$  |
| $C_D$ , $C_S$ (On)                                       | 70         |                |                 | pF typ            | $f = 1\text{ MHz}$ ; $V_S = 6\text{ V}$  |

|                    | 25°C  | -40°C to +85°C | -40°C to +125°C |                   |                                  |
|--------------------|-------|----------------|-----------------|-------------------|----------------------------------|
| POWER REQUIREMENTS |       |                |                 |                   | $V_{DD} = 13.2\text{ V}$         |
| $I_{DD}$           | 0.001 |                |                 | $\mu\text{A typ}$ | Digital Inputs = 0 V or $V_{DD}$ |
| $I_{DD}$           |       |                | 1.0             | $\mu\text{A max}$ |                                  |
| $I_{DD}$           | 150   |                |                 | $\mu\text{A typ}$ | Digital Inputs = 5 V             |
|                    |       |                | 300             | $\mu\text{A max}$ |                                  |
| $V_{DD}$           |       |                | 5/16.5          | V min/max         | Gnd = 0V, $V_{SS} = 0\text{V}$   |

<sup>1</sup> Guaranteed by design, not subject to production test.

### DUAL SUPPLY

$V_{DD} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = -5\text{ V} \pm 10\%$ , GND = 0 V, unless otherwise noted.

Table 3.

|  | 25°C       | -40°C to +85°C | -40°C to +125°C | Unit              | Test Conditions/Comments   |
|--|------------|----------------|-----------------|-------------------|--|
| ANALOG SWITCH  |            |                |                 |                   |  |
| Analog Signal Range                                      |            |                | 0 V to $V_{DD}$ | V                 |  |
| On Resistance ( $R_{ON}$ )                               | 3          |                |                 | $\Omega$ typ      | $V_S = \pm 3.3\text{ V}$ , $I_S = -10\text{ mA}$ ; See figure x              |
| On Resistance Match Between Channels ( $\Delta R_{ON}$ ) | 0.1        | 4              |                 | $\Omega$ max      | $V_{DD} = +4.5\text{ V}$ , $V_{SS} = -4.5\text{ V}$                          |
| On Resistance Flatness ( $R_{FLAT(ON)}$ )                | 0.1        |                |                 | $\Omega$ typ      | $V_S = \pm 3.3\text{ V}$ , $I_S = -10\text{ mA}$                             |
|  |            |                |                 | $\Omega$ max      |  |
|  |            |                |                 | $\Omega$ typ      | $V_S = -3\text{ V}/0\text{ V}/+3\text{ V}$ ; $I_S = -10\text{ mA}$           |
| LEAKAGE CURRENTS   |            |                |                 |                   | $V_{DD} = +5.5\text{ V}$ , $V_{SS} = -5.5\text{ V}$                          |
| Source Off Leakage, $I_S$ (Off)                          | $\pm 0.01$ |                |                 | nA typ            | $V_S = \pm 4.5\text{ V}$ , $V_D = \mp 4.5\text{ V}$ ; See figure x           |
|  | $\pm 0.5$  | $\pm 2.5$      | $\pm 5$         | nA max            |  |
| Drain Off Leakage, $I_D$ (Off)                           | $\pm 0.01$ |                |                 | nA typ            | $V_S = \pm 4.5\text{ V}$ , $V_D = \mp 4.5\text{ V}$ ; See figure x           |
|  | $\pm 0.5$  | $\pm 2.5$      | $\pm 5$         | nA max            |  |
| Channel On Leakage, $I_D$ , $I_S$ (On)                   | $\pm 0.04$ |                |                 | nA typ            | $V_S = V_D = \pm 4.5\text{ V}$ ; See figure x                                |
|  | $\pm 1$    | $\pm 5$        | $\pm 5$         | nA max            |  |
| DIGITAL INPUTS   |            |                |                 |                   |  |
| Input High Voltage, $V_{INH}$                            |            |                | 2.0             | V min             |  |
| Input Low Voltage, $V_{INL}$                             |            |                | 0.8             | V max             |  |
| Input Current, $I_{INL}$ OR $I_{INH}$                    | 0.001      |                |                 | $\mu\text{A typ}$ | $V_{IN} = V_{INL}$ OR $V_{INH}$  |
|  |            |                | $\pm 0.5$       | $\mu\text{A max}$ |  |
| Digital Input Capacitance, $C_{IN}$                      | 3          |                |                 | pF typ            |  |
| DYNAMIC CHARACTERISTICS <sup>1</sup>                     |            |                |                 |                   |  |
| Transition Time, $t_{TRANS}$                             | 150        |                |                 | ns typ            | $R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$                                   |
|  | 190        |                | 265             | ns max            | $V_S = 3\text{ V}$ ; Figure 25   |
| $t_{ON}$ (EN)  | 85         |                |                 | ns typ            | $R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$                                   |
|  | 105        | 130            | 140             | ns max            | $V_S = 3\text{ V}$ ; Figure 25   |
| $t_{OFF}$ (EN)   | 105        |                |                 | ns typ            | $R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$                                   |
|  | 125        | 150            | 170             | ns max            | $V_S = 3\text{ V}$ ; Figure 25   |
| Break-Before-Make Time Delay, $t_D$                      | 50         |                |                 | ns typ            | $R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$                                   |
|  |            |                | 10              | ns min            | $V_{S1} = V_{S2} = 3\text{ V}$ ; See figure 25                               |
| Charge Injection   | 50         |                |                 | pC typ            | $V_S = 0\text{ V}$ , $R_S = 0\ \Omega$ , $C_L = 1\text{ nF}$ ; See figure x  |
| Off Isolation  | 50         |                |                 | dB typ            | $R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; See figure x |
| Channel-to-Channel Crosstalk                             | 60         |                |                 | dB typ            | $R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; See figure x |

|                                   | 25°C  | -40°C to<br>+85°C | -40°C to<br>+125°C | Unit              | Test Conditions/Comments   |
|-----------------------------------|-------|-------------------|--------------------|-------------------|--|
| Total Harmonic Distortion + Noise | 0.002 |                   |                    | % typ             | $R_L = 110\Omega$ , 5 V pp, f = 20 Hz to 20 kHz                                |
| -3 dB Bandwidth                   | 200   |                   |                    | MHz typ           | $R_L = 50\Omega$ , $C_L = 5\text{ pF}$ ; See figure x                          |
| $C_S$ (Off)                       | 35    |                   |                    | pF typ            | $V_S = 0V$ , f = 1 MHz   |
| $C_D$ (Off)                       | 35    |                   |                    | pF typ            | $V_S = 0V$ , f = 1 MHz   |
| $C_D, C_S$ (On)                   | 150   |                   |                    | pF typ            | $V_S = 0V$ , f = 1 MHz   |
| <b>POWER REQUIREMENTS</b>         |       |                   |                    |                   |  |
| $I_{DD}$                          | 0.001 |                   |                    | $\mu\text{A}$ typ | $V_{DD} = 5.5\text{ V}$ , $V_{SS} = -5.5V$<br>Digital inputs = 0 V or $V_{DD}$ |
| $I_{SS}$                          | 0.001 |                   | 1.0                | $\mu\text{A}$ max | Digital inputs = 0 V or $V_{DD}$   |
| $V_{DD}/V_{SS}$                   |       |                   | 1.0                | $\mu\text{A}$ max |  |
|                                   |       |                   | $\pm 4.5/\pm 16.5$ | V<br>min/max      | Gnd = 0V   |

<sup>1</sup> Guaranteed by design, not subject to production test.

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 4.**

| Parameter                                      | Ratings   |
|--|---|
| $V_{DD}$ to $V_{SS}$                           | 35 V  |
| $V_{DD}$ to GND                                | -0.3 V to +25 V   |
| $V_{SS}$ to GND                                | +0.3 V to -25 V   |
| Analog Inputs <sup>1</sup>                     | $V_{SS} - 0.3\text{ V}$ to $V_{DD} + 0.3\text{ V}$                      |
| Digital Inputs <sup>1</sup>                    | GND - 0.3 V to $V_{DD} + 0.3\text{ V}$ or 30 mA, whichever occurs first |
| Peak Current, S or D                           | 300 mA (pulsed at 1 ms, 10% duty cycle max)                             |
| Continuous Current, S or D                     | 200 mA  |
| Operating Temperature Range                    |   |
| Automotive (Y Version)                         | -40°C to +125°C   |
| Storage Temperature Range                      | -65°C to +150°C   |
| Junction Temperature                           | 150°C   |
| 16-Lead TSSOP, $\theta_{JA}$ Thermal Impedance | 150.4°C/W   |
| 16-Lead LFCSP, $\theta_{JA}$ Thermal Impedance | 72.7°C/W  |
| Reflow Soldering Peak Temperature, Pb free     | 260°C   |

<sup>1</sup> Over voltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



**PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**




Figure 3. TSSOP Pin Configuration




Figure 4. LFCSP Pin Configuration

Table 5. Pin Function Descriptions

| Pin No.     |              | Mnemonic        | Function   |
|-------------|--------------|-----------------|--|
| TSSOP       | LFCSP        |                 |  |
| 1           | 15           | IN1             | Logic Control Input.   |
| 2           | 16           | S1A             | Source Terminal. Can be an input or output.  |
| 3           | 1            | D1              | Drain Terminal. Can be an input or output.   |
| 4           | 2            | S1B             | Source Terminal. Can be an input or output.  |
| 5           | 3            | V <sub>SS</sub> | Most Negative Power Supply Potential.  |
| 6           | 4            | GND             | Ground (0 V) Reference.  |
| 7, 8, 14–16 | 5, 7, 13, 14 | NC              | No Connect.  |
| 9           | 6            | IN2             | Logic Control Input.   |
| 10          | 8            | S2A             | Source Terminal. Can be an input or output.  |
| 11          | 9            | D2              | Drain Terminal. Can be an input or output.   |
| 12          | 10           | S2B             | Source Terminal. Can be an input or output.  |
| 13          | 11           | V <sub>DD</sub> | Most Positive Power Supply Potential.  |
| -           | 12           | EN              | Active High Digital Input. When low, the device is disabled and all switches are off. When high, IN <sub>x</sub> logic inputs determine the on switches. |

**TRUTH TABLE FOR SWITCHES**

Table 6. ADG1436 TSSOP Truth Table

| IN <sub>x</sub> | Switch xA | Switch xB |
|-----------------|-----------|-----------|
| 0               | Off       | On        |
| 1               | On        | Off       |

Table 7. ADG1436 LFCSP Truth Table

| EN | IN <sub>x</sub> | S <sub>x</sub> A | S <sub>x</sub> B |
|----|-----------------|------------------|------------------|
| 0  | X               | Off              | Off              |
| 1  | 0               | Off              | On               |
| 1  | 1               | On               | Off              |



## TERMINOLOGY

**I<sub>DD</sub>**

The positive supply current.

**I<sub>SS</sub>**

The negative supply current.

**V<sub>D</sub> (V<sub>S</sub>)**

The analog voltage on Terminals D and S.

**R<sub>ON</sub>**

The ohmic resistance between D and S.

**R<sub>FLAT(ON)</sub>**

Flatness is defined as the difference between the maximum and minimum value of on resistance, as measured over the specified analog signal range.

**I<sub>S</sub> (Off)**

The source leakage current with the switch off.

**I<sub>D</sub> (Off)**

The drain leakage current with the switch off.

**I<sub>D</sub>, I<sub>S</sub> (On)**

The channel leakage current with the switch on.

**V<sub>INL</sub>**

The maximum input voltage for Logic 0.

**V<sub>INH</sub>**

The minimum input voltage for Logic 1.

**I<sub>INL</sub> (I<sub>INH</sub>)**

The input current of the digital input.

**C<sub>S</sub> (Off)**

The off switch source capacitance, measured with reference to ground.

**C<sub>D</sub> (Off)**

The off switch drain capacitance, measured with reference to ground.

**C<sub>D</sub>, C<sub>S</sub> (On)**

The on switch capacitance, measured with reference to ground.

**C<sub>IN</sub>**

The digital input capacitance.

**t<sub>TRANS</sub>**

The delay time between the 50% and 90% points of the digital input and switch on condition when switching from one address state to another.

**Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

**Off Isolation**

A measure of unwanted signal coupling through an off switch.

**Crosstalk**

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

**Bandwidth**

The frequency at which the output is attenuated by 3 dB.

**On Response**

The frequency response of the on switch.

**Insertion Loss**

The loss due to the on resistance of the switch.

**THD + N**

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

### TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Dual Supply



Figure 8. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply



Figure 6. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Single I Supply



Figure 9. Leakage Current as a Function of  $V_D$  ( $V_S$ )



Figure 7. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, Dual Supply



Figure 10. Leakage Currents as a Function of  $V_D$  ( $V_S$ )

Figure 11. Leakage Current as a Function of  $V_D$  (Vs)



Figure 12. Leakage Currents as a Function of Temperature



Figure 15. Charge Injection vs. Source Voltage



Figure 13.  $I_{DD}$  vs. Logic Level



Figure 16.  $t_{TRANSITION}$  Times vs. Temperature



Figure 14. Logic Threshold Voltage vs Supply Voltage

Figure 17. Off Isolation vs. Frequency



Figure 18. Crosstalk vs. Frequency



Figure 20. THD + N vs. Frequency



Figure 19. On Response vs. Frequency

Figure 211. Capacitance vs. Source Voltage for Dual Supply

Figure 222. Capacitance vs. Source Voltage for Single Supply

TEST CIRCUITS




Figure 23. On Resistance




Figure 24. Off Resistance




Figure 25. On Leakage




Figure 26. Switching Times





Figure 27. Break-before-Make Time Delay






Figure 28. Enable Delay,  $t_{ON}(EN)$ ,  $t_{OFF}(EN)$



04861-025




Figure 29. Charge Injection




Figure 30. Off Isolation




Figure 32. Bandwidth




Figure 31. Channel-to-Channel Crosstalk




Figure 33. THD + Noise

### OUTLINE DIMENSIONS




Figure 34. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16)  
Dimensions shown in inches and (millimeters)




Figure 35. 16-Lead Lead Frame Chip Scale Package [VQ\_LFCSP] 4 mm x 4 mm Body, Very Thin Quad (CP-16-4)  
Dimensions shown in millimeters

### ORDERING GUIDE

| Model              | Temperature Range | Package Description                       | Package Option |
|--------------------|-------------------|---|----------------|
| ADG1436YRUZ        | -40°C to +125°C   | Thin Shrink Small Outline Package (TSSOP) | RU-16          |
| ADG1436YRUZ-REEL   | -40°C to +125°C   | Thin Shrink Small Outline Package (TSSOP) | RU-16          |
| ADG1436YRUZ-REEL7  | -40°C to +125°C   | Thin Shrink Small Outline Package (TSSOP) | RU-16          |
| ADG1436YCPZ-500RL7 | -40°C to +125°C   | Lead Frame Chip Scale Package (LFCSP)     | CP-16-4        |
| ADG1436YCPZ-REEL7  | -40°C to +125°C   | Lead Frame Chip Scale Package (LFCSP)     | CP-16-4        |

**NOTES**



**NOTES**