

# NCS6415

## Bus-Controlled Video Matrix Switch

### Description

The main function of the NCS6415 is to switch 8 video input sources to the 6 outputs.

Each output can be switched to only one of the inputs, whereas any single input may be connected to several outputs.

All switching possibilities are controlled through the I<sup>2</sup>C bus.

### Features


- Cascadable with another NCS6415 (Internal Address can be changed by Pin 7 Voltage)
- 8 Inputs (CVBS, RGB, Chroma, ...)
- 6 Outputs with Low Impedance Driver
- Possibility of Chroma Signal for each Input by Switching off the Clamp with an External Resistor Bridge
- Bus Controlled
- 6.5 dB Gain between any Input and Output
- -45 dB Crosstalk at 5 MHz
- Compatible with TEA6415C
- Full ESD Protection
- These are Pb-Free Devices




**ON Semiconductor**<sup>®</sup>

<http://onsemi.com>

### MARKING DIAGRAMS\*




**SO-20 WB  
DW SUFFIX  
CASE 751D**



A = Assembly Location  
 WL = Wafer Lot  
 YY = Year  
 WW = Work Week  
 G = Pb-Free Package

\*For additional marking information, refer to Application Note AND8002/D.




### ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NCS6415DWG	SO-20 (Pb-Free)	38 Units / Rail
NCS6415DWR2G	SO-20 (Pb-Free)	1000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# NCS6415



**Figure 1. Block Diagram**

The main function of the NCS6415 is to switch 8 video input sources to the 6 outputs.

Each output can be switched to only one of the inputs, whereas any single input may be connected to several outputs. The lowest level of each signal is aligned on each input (bottom of sync pulse for CVBS or Black Level for RGB signals).

The nominal gain between any input and output is 6 dB. For Chroma signals, the alignment is switched off by forcing, with an external 5' VDC resistor bridge on the input.

Each input can be used as a normal input or as a Chroma input (with external resistor bridge). All the switching possibilities are changed through the I<sup>2</sup>C bus.

The switches configuration is defined by words of 16 bits: one word of 16 bits for each output channel.

So, 6 words of 16 bits are necessary to determine the starting configuration upon power-on (power supply: 0 to 10 V). But a new configuration needs only the words of the changed output channels. Driving a 75 Ω load requires an external transistor.

# NCS6415

**Table 1. ATTRIBUTES**

Characteristics		Value
ESD	Human Body Model	4 kV
	Machine Model	400 V
Moisture Sensitivity (Note 1)		Level 3
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in.

1. For additional information, see Application Note AND8003/D

**Table 2. MAXIMUM RATINGS**

Parameter	Symbol	Rating	Unit
Power Supply Voltage	$V_{CC}$	12	V
Operating Temperature Range	$T_A$	0 to +70	°C
Storage Temperature Range	$T_{stg}$	-60 to +150	°C
Thermal Resistance, Junction-to-Air	$\theta_{JA}$	30 to 35	°C/W
	SO-20		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

**Table 3. DC & AC Characteristics** ( $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 10\text{ V}$ ,  $R_L = 10\text{ k}\Omega$ ,  $C_L = 3\text{ pF}$ )

Symbol	Parameter	Min	Typ	Max	Unit
$V_{CC}$	Supply Voltage	8	10	11	V
$I_{CC}$	Power Supply Current (No Load)	20	30	40	mA

## INPUTS

	Signal Amplitude (CVBS signal) (Note 2)		1.5	2	$V_{PP}$
	Input Current (per output connected, $V_{IN} = 5\text{ V}_{DC}$ )		1	3	$\mu\text{A}$
	DC Level	3.3	3.6	3.9	V
	DC Level Shift (0°C to 70°C)		5	100	mV
$R_{IN}$	Input Resistance		1		$M\Omega$
$C_{IN}$	Input Capacitance		2		pF

## OUTPUTS

	Dynamic ( $V_{IN} = 2.5\text{ V}_{PP}$ )		5		$V_{PP}$
	Output Impedance (Note 2)		25	50	$\Omega$
$A_V$	Gain (Note 2)	6	6.5	7	dB
BW	Bandwidth (Note 2) -1 dB Attenuation -3 dB Attenuation	7	15		MHz
			20		
	0.1 dB Gain Flatness (Note 2)	6			MHz
	Crosstalk		-48 -45		dB
		$f = 3.58\text{ MHz}$ $f = 5\text{ MHz}$			
	DC Level	2.4	2.75	3.1	V

## I<sup>2</sup>C BUS INPUT: DATA, CLOCK AND PROG

	Threshold Voltage	1.5	2	3	V
--	-------------------	-----	---	---	---

2. Guaranteed by design and/or characterization.

# NCS6415

**Table 4. I<sup>2</sup>C Bus Characteristics**

Symbol	Parameter	Test Conditions	Min	Max	Unit
<b>SCL</b>					
V <sub>IL</sub>	Low Level Input Voltage		-0.3	+1.5	V
V <sub>IH</sub>	High Level Input Voltage		3.0	V <sub>CC</sub> +0.5	V
I <sub>LI</sub>	Input Leakage Current	V <sub>I</sub> = 0 to V <sub>CC</sub>	-10	+10	μA
f <sub>SCL</sub>	Clock Frequency (Note 3)		0	100	kHz
t <sub>R</sub>	Input Rise Time (Note 3)	1.5 V to 3 V		1000	ns
t <sub>F</sub>	Input Fall Time (Note 3)	3 V to 1.5 V		300	ns
C <sub>I</sub>	Input Capacitance (Note 3)			10	pF
<b>SDA</b>					
V <sub>IL</sub>	Low Level Input Voltage		-0.3	+1.5	V
V <sub>IH</sub>	High Level Input Voltage		3.0	V <sub>CC</sub> +0.5	V
I <sub>LI</sub>	Input Leakage Current	V <sub>I</sub> = 0 to V <sub>CC</sub>	-10	+10	μA
C <sub>I</sub>	Input Capacitance (Note 3)			10	pF
t <sub>R</sub>	Input Rise Time (Note 3)	1.5 V to 3 V		1000	ns
t <sub>F</sub>	Input Fall Time (Note 3)	3 V to 1.5 V		300	ns
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> = 3 mA		0.4	V
t <sub>F</sub>	Output Fall Time (Note 3)	3V to 1.5 V		250	ns
C <sub>L</sub>	Load Capacitance			400	pF
<b>TIMING</b>					
t <sub>LOW</sub>	Clock Low Period (Note 4)		4.7		μs
t <sub>HIGH</sub>	Clock High Period (Note 4)		4.0		μs
t <sub>SU,DAT</sub>	Data Setup Time (Note 4)		250		ns
t <sub>HD,DAT</sub>	Data Hold Time (Note 4)		0	340	ns
t <sub>SU,STO</sub>	Setup Time from Clock High to Stop (Note 4)		4.0		μs
t <sub>BUF</sub>	Start Setup Time following a Stop (Note 4)		4.7		μs
t <sub>HD,STA</sub>	Start Hold Time (Note 4)		4.0		μs
t <sub>SU,STA</sub>	Start Setup Time following Clock Low to High Transition (Note 4)		4.7		μs

3. Guaranteed by design and/or characterization.

4. Functionality guaranteed by design and/or characterization.

# NCS6415

## I<sup>2</sup>C Bus Selections

The I<sup>2</sup>C chip address is defined by the first byte. The second byte defines the input/output configuration.

**Table 5. CHIP ADDRESS BYTE (1<sup>ST</sup> BYTE OF TRANSMISSION)**

HEX	BINARY	Comment
86	1000 0110	When PROG pin is connected to Ground
06	0000 0110	When PROG pin is connected to V <sub>CC</sub>

Input/Output Selection Byte (2<sup>nd</sup> byte of transmission)


**Table 6. I<sup>2</sup>C BUS OUTPUT SELECTIONS**

Output Address (MSB)	Input Address (LSB)	Selected Output	
00000	XXX	Pin 18	Output is selected by the 5 MSBs.
00100	XXX	Pin 14	
00010	XXX	Pin 16	
00110	-	Not Used	
00001	XXX	Pin 17	
00101	XXX	Pin 13	
00011	XXX	Pin 15	
00111	-	Not Used	

**Table 7. I<sup>2</sup>C BUS INPUT SELECTIONS**

Output Address (MSB)	Input Address (LSB)	Selected Input	
00XXX	000	Pin 5	Input is selected by the 3 LSBs.
00XXX	100	Pin 8	
00XXX	010	Pin 3	
00XXX	110	Pin 20	
00XXX	001	Pin 6	
00XXX	101	Pin 10	
00XXX	011	Pin 1	
00XXX	111	Pin 11	

Example: 0010 0101 (Binary) or 25 (Hex) connects Pin 10 (input) to Pin 14 (output)



**Figure 2. I<sup>2</sup>C Timing Diagram**

# NCS6415




Figure 3. Input Configuration




Figure 4. Output Configuration




Figure 5. Bus I/O Configuration

\*For Pin 2 (Data Only)




Figure 6.  $V_{CC}$  Pin Configuration

# NCS6415

## USING A SECOND NCS6415

The programming input pin (PROG) allows two NCS6415 circuits to operate in parallel and to select them independently through the I<sup>2</sup>C bus by modifying the address

byte. Consequently, the switching capabilities are doubled, or IC1 and IC2 can be cascaded (see Figure 7).




Figure 7. Cascaded NCS6415

## TYPICAL APPLICATION DIAGRAM

NCS6415 is suited for single supply system, running on a single +10 V supply. The high quality of the output stage and excellent linearity provides video signal comparable to

broadcast studio quality signals. The layout is not as critical to the design and it can be easily realized on a single sided board.




Figure 8. Typical Application Diagram

# NCS6415




Figure 9. Typical Application Circuit



