



Z86C47 ROM

CMOS Z8[®] 8-BIT MICROCONTROLLER

GENERAL DESCRIPTION

The Z86C47 Digital Television Controller (DTC) introduces a new level of sophistication to single-chip architecture. The Z86C47 is a member of the Z8[®] single-chip microcontroller family with 16 Kbytes of ROM and 236 bytes of RAM. The device is housed in a 64-pin DIP package, and is CMOS compatible. The part features ROMs for program storage and character generation. The Z86C47 microcontroller may be used in prototyping, low volume applications or where code development is required. Zilog's DTC offers fast execution, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, and easy hardware/software system expansion along with low cost and low power consumption. The device provides an ideal performance and reliability solution for consumer and industrial television applications.

The Z86C47 architecture utilizes Zilog's advanced Superintegration™ design methodology. The device has an 8-bit internal data path controlled by a Z8 microcontroller, On-Screen Display (OSD) logic circuits/Pulse Width Modulators (PWM). On-chip peripherals include five register/memory mapped I/O ports (Ports 2, 3, 4, 5, and 6), Interrupt control logic (1 software, 2 external and 3 internal interrupts) and a standby mode recovery input port (Port 3, pin P30).

The OSD control circuits support eight rows by 20 columns for 128 kinds of characters. The character color is specified by row. One of the eight rows is assigned to show two kinds of colors for bar type displays such as volume control. The OSD is capable of displaying high resolution (11 x 15 dot pattern) characters.

A 14-bit PWM port provides enough voltage resolution for a voltage synthesizer tuning system. Seven 6-bit PWM ports are used for controlling audio signal level. Five 8-bit PWM ports are used to vary picture levels.

DTC applications demand powerful I/O capabilities. The Z86C47 fulfills this with 35 I/O pins dedicated to input and output. These lines are grouped into five ports, and are configurable under software control to provide timing, status signals, parallel I/O and an address/data bus for interfacing to external memory.

There are three basic address spaces available to support this wide range of configurations: Program Memory, Register File and Data Memory. The Data Memory address space contains a number of control registers for the PWMs, OSD, and I/O Ports 4, 5, and 6. Specifically, there are 13 PWM and eight OSD control registers mapped into the external memory address space. Three I/O registers for Ports 4, 5, and 6 reside in data memory space as well. The Register File is composed of 236 bytes of general purpose register, two I/O Port registers and 15 control and status registers.

To unburden the program from coping with the real-time problems such as counting/timing and data communication, the DTC's offer two on-chip counter/timers with a large number of user selectable modes (see block diagram).


Notes:

All Signals with a preceding front slash, "/", are active Low, e.g., B/W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:


| Connection | Circuit | Device |
|--------------|------------------------|------------------------------------|
| Power Ground | V _{CC} GND | V _{DD} V _{SS} |

GENERAL DESCRIPTION (Continued)



Functional Block Diagram

PIN CONFIGURATION



Z86C47 Mask-ROM Plastic DIP

ABSOLUTE MAXIMUM RATINGS

Stress greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sec-

tions of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Symbol | Parameters | Min | Max | Units | Notes |
|-----------|-------------------------------|------|----------------|-------|-------------|
| V_{CC} | Power Supply Voltage † | -0.3 | +7 | V | |
| V_I | Input Voltage | -0.3 | $V_{CC} + 0.3$ | V | |
| V_I | Input Voltage | -0.3 | $V_{CC} + 0.3$ | V | [1] |
| V_O | Output Voltage | -0.3 | $V_{CC} + 8.0$ | V | [2] |
| I_{OH} | Output Current High | | -10 | mA | 1 pin |
| I_{OH} | Output Current High | | -100 | mA | all total |
| I_{OL} | Output Current Low | | 20 | mA | 1 pin |
| I_{OL} | Output Current Low | | 40 | mA | [3] (1 pin) |
| I_{OL} | Output Current Low, all total | | 200 | mA | |
| T_A | Operating Temperature | †† | | | |
| T_{STG} | Storage Temperature | -65 | +150 | C | |


Notes:

- [1] Port 2 open-drain
- [2] PWM open-drain outputs
- [3] Port 5

† Voltage on all pins with respect to GND.
†† See Ordering Information

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (see Test Load Diagram).



Test Load Diagram

CAPACITANCE

$T_A = 25^\circ\text{C}$, $V_{CC} = \text{GND} = 0\text{ V}$, Freq = 1.0 MHz, unmeasured pins to GND.

| Parameter | Max | Units |
|-------------------------------------|-----|-------|
| Input capacitance | 10 | pF |
| Output capacitance | 20 | pF |
| I/O capacitance | 25 | pF |
| AFC _{IN} input capacitance | 10 | pF |

DC CHARACTERISTICS

$T_A=0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$; $V_{CC}=+4.5\text{ V}$ to $+5.5\text{ V}$; $F_{OSC}=4\text{ MHz}$


| Symbol | Parameter | $T_A=0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ | | Typical @ 25°C | Units | Conditions |
|-------------|-------------------------|--|---------------|-----------------------------------|---------------|---------------------------------|
| | | Min | Max | | | |
| V_{IL} | Input Voltage Low | 0 | $0.2 V_{CC}$ | 1.48 | V | |
| V_{ILC} | Input XTAL/Osc In Low | | $0.07 V_{CC}$ | 0.98 | V | External Clock Generator Driven |
| V_{IH} | Input Voltage High | $0.7 V_{CC}$ | V_{CC} | 3.0 | V | |
| V_{IHC} | Input XTAL/Osc in High | $0.8 V_{CC}$ | V_{CC} | 3.2 | V | External Clock Generator Driven |
| V_{HY} | Schmitt Hysteresis | $0.1 V_{CC}$ | | 0.8 | V | |
| V_{PU} | Maximum Pull-up Voltage | | 12 | | V | [2] |
| V_{OL} | Output Voltage Low | | 0.4 | 0.16 | V | $I_{OL}=1.00\text{ mA}$ |
| | | | 0.4 | 0.19 | V | $I_{OL}=3.2\text{ mA}$, [1] |
| | | | 0.4 | 0.19 | V | $I_{OL}=0.75\text{ mA}$ [2] |
| | | | 1.5 | 1.00 | V | $I_{OL}=10\text{ mA}$ [1] |
| V_{00-01} | AFC Level 01 In | | $0.45 V_{CC}$ | 1.9 | V | |
| V_{01-11} | AFC Level 11 In | $0.5 V_{CC}$ | $0.75 V_{CC}$ | 3.12 | V | |
| V_{OH} | Output Voltage High | $V_{CC}-0.4$ | | 4.75 | V | $I_{OH}=-0.75\text{ mA}$ |
| I_{IR} | Reset Input Current | | -80 | -46 | μA | $V_{RL}=0\text{ V}$ |
| I_{IL} | Input Leakage | -3.0 | 3.0 | 0.01 | μA | $0\text{ V}, V_{CC}$ |
| I_{OL} | Tri-State Leakage | -3.0 | 3.0 | 0.02 | μA | $0\text{ V}, V_{CC}$ |
| I_{CC} | Supply Current | | 20 | 13.2 | mA | All inputs at rail |
| I_{CC1} | | | 6 | 3.2 | mA | All inputs at rail |
| I_{CC2} | | | 10 | 0.1 | μA | All inputs at rail |

Notes:


- [1] Port 5
- [2] PWM Open-Drain

AC CHARACTERISTICS

Timing Diagrams




External Clock




Counter Timer


AC CHARACTERISTICS
Timing diagrams (Continued)



Interrupt Request



Power On Reset



On Screen Display

AC CHARACTERISTICS

$T_A = 0^\circ \text{C}$ to $+70^\circ \text{C}$; $V_{CC} = +4.5 \text{V}$ to $+5.5 \text{V}$; $F_{OSC} = 4 \text{MHz}$,

| No | Symbol | Parameter | Min | Max | Unit |
|----|-------------|--|-------|-------|------|
| 1 | TpC | Input clock period | 250 | 1000 | ns |
| 2 | TrC,TfC | Clock input raise and fall | | 15 | ns |
| 3 | TwC | Input clock width | 125 | | ns |
| 4 | TwTinL | Timer input low width | 70 | | ns |
| 5 | TwTinH | Timer input high width | 3 TpC | | |
| 6 | TpTin | Timer input period | 8 TpC | | |
| 7 | TrTin,TfTin | Timer input raise and fall | | 100 | ns |
| 8A | TwIL | Int req input low | 70 | | ns |
| 8B | TwIL | | 3 TpC | | |
| 9 | TwIH | Int request input high | 3 TpC | | |
| 10 | TdPOR | Power On Reset delay | 25 | 100 | ms |
| 11 | TdLVIREs | Low voltage detect to Internal RESET condition | 200 | | ns |
| 12 | TwRES | Reset minimum width | 5 TpC | | |
| 13 | TdHsOI | Hsync start to Vosc stop | 2 TpV | 3 TpV | |
| 14 | TdHsOh | Hsync end to Vosc start | | 1 TpV | |
| 15 | TdWDT | WDT Refresh Time | | 12 | ms |

Notes:

[1] Refer to DC Characteristics for details on switching levels.

* Units in nanoseconds

© 1993 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave.
Campbell, CA 95008-6600
Telephone (408) 370-8000
Telex 910-338-7621
FAX 408 370-8056