Power efficiency up to 92% Low noise input ripple in all modes "Zero" current shutdown mode

Quad-mode charge pump: 1x, 1.33x, 1.5x, 2x

1-wire EZDim[™] LED current programming

Beyond Memory

4-Channel Ultra High Efficiency Quad-Mode™

- Soft start and current limiting
- Short circuit protection

LED Driver

FEATURES

- Thermal shutdown protection
- 3mm x 3mm, 16-lead TQFN package

High efficiency 1.33x charge pump

Drives up to 4 LEDs at 25mA each

APPLICATION


- LCD Display Backlight
- Cellular Phones
- **Digital Still Cameras**
- Handheld Devices

ORDERING INFORMATION

Part Number	Package	Package Marking
CAT3644HV3-T2	TQFN-16 3x3mm ⁽¹⁾	JAAG

Note: (1) Matte-Tin Plated Finish (RoHS-compliant)

PIN CONFIGURATION



DESCRIPTION

The CAT3644 is a high efficiency guad-mode fractional charge pump that can drive up to four LEDs programmable by a one wire digital interface. The inclusion of a 1.33x fractional charge pump mode increases device efficiency by up to 10% over traditional 1.5x charge pumps with no added external capacitors.

Low noise input ripple is achieved by operating at a constant switching frequency which allows the use of small external ceramic capacitors. The multi-fractional charge pump supports a wide range of input voltages from 2.5V to 5.5V.


The EN/DIM logic input functions as a chip enable and a digital dimming interface for current setting of all LEDs. Six different current ratios are available via the interface.

The device is available in the tiny 16-lead TQFN 3mm x 3mm package with a max height of 0.8mm.

The 1.33x charge pump with two fly capacitors is a patent pending architecture exclusive to Catalyst Semiconductor.

For Ordering Information details, see page 13.

TYPICAL APPLICATION CIRCUIT





OGEN FR

FADER **RoHS Compliance**

ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Unit
V _{IN} , LEDx, C1±, C2± voltage	6	V
V _{OUT} voltage	7	V
EN/DIM voltage	6	V
Storage Temperature Range	-65 to +160	°C
Junction Temperature Range	-40 to +125	°C
Lead Temperature	300	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Rating	Unit
V _{IN}	2.5 to 5.5	V
Ambient Temperature Range	-40 to +85	°C
I _{LED} per LED pin	0 to 25	mA
Total Output Current	0 to 100	mA
LED Forward Voltage Range	1.3 to 4.3	V

Typical application circuit with external components is shown on page 1.

ELECTRICAL OPERATING CHARACTERISTICS

(over recommended operating conditions unless specified otherwise) V_{IN} = 3.6V, EN = High, T_{AMB} = 25°C

Symbol	Name	Conditions	Min	Тур	Max	Units
Ι _Q	Quiescent Current	1x mode, no load 1.33 x mode, no load 1.5x mode, no load 2x mode, no load		1.0 1.7 2.2 2.4		mA mA mA mA
IQSHDN	Shutdown Current	$V_{EN} = 0V$			1	μA
I _{LED-ACC}	LED Current Accuracy	I _{LEDAVG} / I _{LEDAVG-NOMINAL}		±2		%
I _{LED-DEV}	LED Channel Matching	(I _{LED} - I _{LEDAVG}) / I _{LEDAVG}		±1.5		%
V _{RSET}	RSET Regulated Voltage		0.58	0.6	0.62	V
R _{out}	Output Resistance (open loop)	1x mode 1.33x mode, V _{IN} = 3V 1.5x mode, V _{IN} = 2.7V 2x mode, V _{IN} = 2.4V		0.8 5 5 10		Ω Ω Ω
Fosc	Charge Pump Frequency	1.33x and 2x mode 1.5x mode	0.8 1	1 1.3	1.3 1.6	MHz MHz
I _{SC_MAX}	Output short circuit Current Limit	V _{OUT} < 0.5V		50		mA
I _{IN_MAX}	Input Current Limit	V _{OUT} > 1V		250		mA
LED _{TH}	1x to 1.33x or 1.33x to 1.5x or 1.5x to 2x Transition Thresholds at any LED pin			130		mV
V_{HYS}	1x Mode Transition Hysteresis			400		mV
T_{DF}	Transition Filter Delay			500		μs
R _{en/dim} V _{HI} V _{LO}	 EN/DIM Pin Internal Pull-down Resistor Logic High Level Logic Low Level 		1.3	100	0.4	kΩ V V
T_{SD}	Thermal Shutdown			150		°C
T _{HYS}	Thermal Hysteresis		1	20		°C
V _{UVLO}	Undervoltage lockout (UVLO) threshold		1.6	1.8	2.0	V



RECOMMENDED EN/DIM TIMING

For $2.4V \le V_{\text{IN}} \le 5.5V$, over full ambient temperature range -40°C to +85°C.

Symbol	Name	Conditions	Min	Тур	Max	Units
T _{SETUP}	EN/DIM setup from shutdown		10			μs
T _{LO}	EN/DIM program low time		0.2		100	μs
T _{HI}	EN/DIM program high time		0.2			μs
T _{PWRDWN}	EN/DIM low time to shutdown		1.5			ms
T _{LED}	LED current settling time			40		μs






Figure 1. EN/DIM Digital Dimming Timing Diagram


 V_{IN} = 3.6V, I_{OUT} = 80mA (4 LEDs at 20mA), C_{IN} = C_{OUT} = C_1 = C_2 = 1µF, T_{AMB} = 25°C unless otherwise specified.



Quiescent Current vs. Input Voltage




LED Current Change vs. Input Voltage




Efficiency vs. Input Voltage


Efficiency vs. Li-Ion Voltage



Quiescent Current vs. Temperature




LED Current Change vs. Temperature







 V_{IN} = 3.6V, I_{OUT} = 80mA (4 LEDs at 20mA), C_{IN} = C_{OUT} = C_1 = C_2 = 1µF, T_{AMB} = 25°C unless otherwise specified.




Output Resistance vs. Input Voltage



Power Up in 1.33x Mode




Power Up in 2x Mode







 V_{IN} = 3.6V, I_{OUT} = 80mA (4 LEDs at 20mA), C_{IN} = C_{OUT} = C_1 = C_2 = 1µF, T_{AMB} = 25°C unless otherwise specified.




Operating Waveforms in 1x Mode




Switching Waveforms in 1.5x Mode




Power Down Delay (1x Mode)



Switching Waveforms in 1.33x Mode






Switching Waveforms in 2x Mode


© 2007 Catalyst Semiconductor, Inc. Characteristics subject to change without notice




 V_{IN} = 3.6V, I_{OUT} = 80mA (4 LEDs at 20mA), C_{IN} = C_{OUT} = C_1 = C_2 = 1µF, T_{AMB} = 25°C unless otherwise specified.



Dimming Waveform





LED Current vs. LED Pin Voltage

Foldback Current Limit



PIN DESCRIPTION

Pin #	Name	Function
1	LED2	LED2 cathode terminal.
2	LED3	LED3 cathode terminal.
3	LED4	LED4 cathode terminal.
4	RSET	Connect resistor RSET to set the LED current.
5	EN/DIM	Device enable (active high) and Dimming Control.
6	VOUT	Charge pump output connected to the LED anodes.
7	NC	Not connected inside the package.
8	VIN	Charge pump input, connect to battery or supply.
9	C1+	Bucket capacitor 1 Positive terminal
10	C1-	Bucket capacitor 1 Negative terminal
11	C2+	Bucket capacitor 2 Positive terminal
12	C2-	Bucket capacitor 2 Negative terminal
13	NC	Not connected inside the package.
14	NC	Not connected inside the package.
15	GND	Ground Reference
16	LED1	LED1 cathode terminal.
TAB	GND	Connect to GND on the PCB.

PIN FUNCTION

VIN is the supply pin for the charge pump. A small 1μ F ceramic bypass capacitor is required between the VIN pin and ground near the device. The operating input voltage range is from 2.5V to 5.5V. Whenever the input supply falls below the under-voltage threshold (1.8V), all the LED channels are disabled and the device enters shutdown mode.

EN/DIM is the enable and one wire dimming input for all LED channels. Levels of logic high and logic low are set at 1.3V and 0.4V respectively. When EN/DIM is initially taken high, the device becomes enabled and all LED currents are set to the full scale according to the resistor R_{SET} . To place the device into "zero current" shutdown mode, the EN/DIM pin must be held low for at least 1.5ms.

VOUT is the charge pump output that is connected to the LED anodes. A small 1μ F ceramic bypass capacitor is required between the V_{OUT} pin and ground near the device.

GND is the ground reference for the charge pump. The pin must be connected to the ground plane on the PCB.

C1+, C1- are connected to each side of the ceramic bucket capacitor C_1 .

C2+, C2- are connected to each side of the ceramic bucket capacitor C_2 .

LED1 to LED4 provide the internal regulated current source for each of the LED cathodes. These pins enter high-impedance zero current state whenever the device is placed in shutdown mode.

TAB is the exposed pad underneath the package. For best thermal performance, the tab should be soldered to the PCB and connected to the ground plane.

RSET is connected to the resistor (R_{SET}) to set the full scale current for the LEDs. The voltage at this pin regulated to 0.6V. The ground side of the external resistor should be star connected back to the GND of the PCB. In shutdown mode, RSET becomes high impedance.



BLOCK DIAGRAM




Figure 2. CAT3644 Functional Block Diagram

BASIC OPERATION

At power-up, the CAT3644 starts operating in 1x mode where the output will be approximately equal to the input supply voltage (less any internal voltage losses). If the output voltage is sufficient to regulate all LED currents, the device remains in 1x operating mode.

If the input voltage is insufficient or falls to a level where the regulated currents cannot be maintained, the device automatically switches into 1.33x mode (after a fixed delay time of about 400µs). In 1.33x mode, the output voltage is approximately equal to 1.33 times the input supply voltage (less any internal voltage losses). This sequence repeats in the 1.33x and 1.5x mode until the driver enters the 2x mode. In 1.5x mode, the output voltage is approximately equal to 1.5 times the input supply voltage. While in 2x mode, the output is approximately equal to 2 times the input supply voltage.

If the device detects a sufficient input voltage is present to drive all LED currents in 1x mode, it will change automatically back to 1x mode. This only applies for changing back to the 1x mode. The difference between the input voltage when exiting 1x mode and returning to 1x mode is called the 1x mode transition hysteresis (V_{HYS}) and is about 500mV.

LED Current Selection

At power-up, the initial LED current is set to full scale (100% brightness) by the external resistor RSET as follows:

LED current =
$$132 \times \frac{0.6V}{R_{SET}}$$

The EN/DIM pin has two primary functions. One function enables and disables the device. The other function is LED current dimming with six different

levels by pulsing the input signal, as shown on Figure 3. On each consecutive pulse rising edge, the LED current is divided by half to 50%, then 25%, 12.5%, 6.25% and 3.125% dimming levels. Pulses faster than the minimum T_{LO} may be ignored and filtered by the device. Pulses longer than the maximum T_{LO} may shutdown the device.

The LED driver enters a "zero current" shutdown mode if EN/DIM is held low for 1.5ms or more.




Figure 3. EN/DIM Digital Dimming Timing Diagram

EN/DIM # of pulses *	R _{SET} Gain	LED Current
EN = High	132	$132 \times 0.6 V/R_{SET}$
1 st	66	$66 \times 0.6 V/R_{SET}$
2 nd	33	$33 \times 0.6 V/R_{SET}$
3 rd	16.5	16.5×0.6V/R _{SET}
4 th	8.25	8.25×0.6V/R _{SET}
5 th	4.125	$4.125 \times 0.6 V/R_{SET}$
6 th	132	132×0.6V/R _{SET}
x th	Device cycling through gain selection	$GAIN \times 0.6V/R_{SET}$

Table 1. LED Current Dimming Levels

* The gain is changed on the rising edges of the EN/DIM input.



Unused LED Channels

For applications not requiring all the channels, it is recommended the unused LED pins be tied directly to V_{OUT} (see Figure 4).




Figure 4. Application with 3 LEDs

Protection Mode

If an LED is disconnected, the driver senses that and automatically ignores that channel. When all LEDs are disconnected, the driver goes to 1x mode where the output is equal to the input voltage.

As soon as the output exceeds about 6V, the driver resets itself and reevaluate the mode.

If the die temperature exceeds +150°C, the driver will enter a thermal protection shutdown mode. When the device temperature drops by about 20°C, the device will resume normal operation.

LED Selection

LEDs with forward voltages (V_F) ranging from 1.3V to 4.3V may be used. Selecting LEDs with lower V_F is recommended in order to improve the efficiency by keeping the driver in 1x mode longer as the battery voltage decreases.

For example, if a white LED with a V_F of 3.3V is selected over one with V_F of 3.5V, the driver will stay in 1x mode for lower supply voltage of 0.2V. This helps improve the efficiency and extends battery life.

External Components

The driver requires four external 1μ F ceramic capacitors for decoupling input, output, and for the charge pump. Both capacitors type X5R and X7R are recommended for the LED driver application. In all charge pump modes, the input current ripple is kept very low by design and an input bypass capacitor of 1μ F is sufficient.

In 1x mode, the device operates in linear mode and does not introduce switching noise back onto the supply.

Recommended Layout

In charge pump mode, the driver switches internally at a high frequency. It is recommended to minimize trace length to all four capacitors. A ground plane should cover the area under the driver IC as well as the bypass capacitors. Short connection to ground on capacitors C_{IN} and C_{OUT} can be implemented with the use of multiple via. A copper area matching the TQFN exposed pad (TAB) must be connected to the ground plane underneath. The use of multiple via improves the package heat dissipation.





Figure 5. Recommended Layout



PACKAGE OUTLINES

16 LEAD TQFN (HV3), 3mm x 3mm, 0.5mm PITCH




SYMBOL	MIN	NOM	MAX
А	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.178	0.203	0.228
b	0.18	0.23	0.28
D	2.90	3.00	3.10
D2	1.40	1.55	1.70
Е	2.90	3.00	3.10
E2	1.40	1.55	1.70
е	0.50 TYP		
L	0.35	0.40	0.45

For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.

Notes:

- (1) All dimensions are in millimeters, angles in degrees.
- (2) Complies with JEDEC Standard MO-220.

EXAMPLE OF ORDERING INFORMATION



Notes:

- (1) All packages are RoHS-compliant (Lead-free, Halogen-free).
- (2) The standard lead finish is Matte-Tin.
- (3) The device used in the above example is a CAT3644HV3–T2 (TQFN, Tape & Reel).
- (4) For additional package and temperature options, please contact your nearest Catalyst Semiconductor Sales office.

REVISION HISTORY

Date	Rev.	Reason
01/29/2007	А	Initial Release
02/26/2007	В	Electrical Operating Characteristics – Add the pull-down resistor value $100k\Omega$ Block Diagram – Add a $100k\Omega$ pull-down resistor

Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include ech of the following:

Beyond Memory[™], DPP[™], EZDim[™], MiniPot[™], and Quad-Mode[™]

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 2975 Stender Way Santa Clara, CA 95054 Phone: 408.542.1000 Fax: 408.542.1200 www.catsemi.com

Document No: 5023 Revision: B Issue date: 02/26/07