

Data Sheet July 2003 FN9119

Multiple Voltage Supervisory ICs

The ISL6131 and ISL6132 are a family of high accuracy multi voltage supervisory ICs designed to monitor voltages greater than 0.7V in applications ranging from microprocessors to industrial power systems. The ISL6131 is an under voltage four supply supervisor whereas the ISL6132 is a two voltage supervisor monitoring both for under voltage (UV) and over voltage (OV) conditions.

Both ICs feature four external resistor programmable voltage monitoring (VMON) inputs each with a related STATUS output that individually reports the related monitor input condition. In addition there is a PGOOD (power good) signal that asserts high when the STATUS outputs are in their correct state. There is a stability delay of approximately 160ms to ensure that the monitored supply is stable before STATUS and PGOOD are released to go high. The PGOOD and STATUS outputs are open-drain to allow ORing of the signals and interfacing to a wide range of logic levels.

STATUS and PGOOD outputs are guaranteed to be valid with IC bias lower than 1V eliminating concern about STATUS and PGOOD outputs during IC bias up and down. VMON inputs are designed to ignore momentary transients on the monitored supplies.

Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
ISL6131IR	-40 to +85	24 Lead QFN	L24.4x4
ISL6132IR	-40 to +85	24 Lead QFN	L24.4x4
ISL613XSUPEREVAL2	Evaluation Plat	form	




FIGURE 1. ISL6131 TYPICAL APPLICATION USAGE

Features

- · Operates from 1.5V to 5.5V Supply Voltage
- · Four Adjustable Voltage Monitoring Thresholds
- 150ms STATUS/PGOOD Stability Time Delay
- · Four Individual Open Drain STATUS Outputs
- Guaranteed STATUS/PGOOD Valid to V_{DD} <1V
- V_{DD} and VMON Glitch Immunity
- V_{DD} Lock Out
- 4mm X 4mm QFN Package
- · QFN Package:
- Compliant to JEDEC PUB95 MO-220
 QFN Quad Flat No Leads Package Outline
- Near Chip Scale Package footprint, which improves PCB efficiency and has a thinner profile

Applications

- · Multivoltage DSPs and Processors
- µP Voltage Monitoring
- · Embedded Control Systems
- · Graphics Cards
- · Intelligent Instruments
- · Medical Equipment
- Network Routers
- · Portable Battery-Powered Equipment
- Set-Top Boxes
- Telecommunications Systems





FIGURE 2. ISL6132 TYPICAL APPLICATION USAGE

Pinout

ISL6131, ISL6132 (24 LD QFN) TOP VIEW



Pin Descriptions

Р	IN		
6131	6132	PIN NAME	FUNCTION DESCRIPTION
23	23	V_{DD}	Bias IC from nominal 1.5V to 5V
10	10	GND	IC ground
20	NA	VMON_A	On the ISL6131 these inputs provide for a programmable UV threshold referenced to an internal 0.633V. The
12	NA	VMON_B	related STATUS output will assert once the related input > internal reference voltage.
17	NA	VMON_C	On the ISL6132, these inputs provide for a programmable UV and OV threshold referenced to an internal 0.633V reference. In the 'AB' pair VMON_A is the UV input and VMON_B is the OV input. In the 'CD' pair VMON_C is
14	NA	VMON_D	the UV input and VMON_D is the OV input.
NA	12	OVMON_1	These inputs have a 30μs glitch filter to prevent PGOOD reset due to a transient.
NA	20	UVMON_1	
NA	17	UVMON_2	
NA	14	OVMON_2	
24	24	PGOOD	On the ISL6131 , PGOOD is the boolean AND function of all four STATUS outputs. On the ISL6132 , PGOOD is for the AB pair and signals high when the monitored voltage is within the specified window and the A and B STATUS output states are correct. This is an open drain output and is to be pulled high to the appropriate level with an external resistor to a V _{DD} maximum level.
NA	9	PGOOD2	PGOOD2 is for the CD pair and signals high when the monitored voltage is within the specified window and when the C and D STATUS output states are correct. This is an open drain output and is to be pulled high to the appropriate level with an external resistor to a V _{DD} maximum level.
2	NA	STATUS_A	On the ISL6131 each STATUS provides a high signal through pull-up resistors about 160ms after its related
5	NA	STATUS_B	VMON has continuously been > Vuv_vth. This delay is for stabilization of monitored voltages. STATUS will deassert and pull low upon VMON not being satisfied for about 30 µs.
6	NA	STATUS_C	On the I SL6132 the STATUS outputs indicate compliance with a high output state for each pair of monitors.
7	NA	STATUS_D	or the 1820102 the Critical suspension manager of the suspension from the monitores.
NA	5	OVSTATUS_1	
NA	2	UVSTATUS_1	
NA	6	UVSTATUS_2	
NA	7	OVSTATUS_2	
1	1	EN1	On ISL6132 provides 4 voltage UV function enabling/disabling input. Internally pulled up to V _{DD} . Controls monitor 1 (AB pair) on ISL6132.
NA	11	EN2	On ISL6132, controls monitor 2 (CD pair) voltage, voltage monitoring function enabling input, pulled up to V _{DD} .
NC		, 13, 15, 16, 18, 19, 21, 22	No Connect

Absolute Maximum Ratings

V _{DD}	+6.0V
VMON, ENABLE, STATUS, PGOOD	0.3V to V _{DD} +0.3V
FSD Classification	1.5kV (CDM)

Operating Conditions

V _{DD} Supply Voltage Range	+1.5V to +5.5V
Temperature Range (T_{Δ})	40°C to 85°C

Thermal Information

Thermal Resistance (Typical, Notes 1, 2)	θ _{JA} (^o C/W)	θ_{JC} (oC/W)
4x4 QFN Package	48	9
Maximum Junction Temperature		150 ^o C
Maximum Storage Temperature Range .	65	^o C to 150 ^o C
Maximum Lead Temperature (Soldering	10s)	300°C
(QFN - Leads Only)		

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 1. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 2. For $\theta_{\mbox{JC}}$, the "case temp" location is the center of the exposed metal pad on the package underside.
- 3. All voltages are relative to GND, unless otherwise specified.

Electrical Specifications Nominal $V_{DD} = 1.5V$ to +5V, $T_A = T_J = -40^{\circ}\text{C} - 85^{\circ}\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VMON/ENABLE INPUTS				1		
VMON Threshold	V _{VMONvth}	$T_J = 25V^{O}C$	619	633	647	mV
VMON Threshold Temp. Coeff.	TC _{VMONvth}	T _J from -40°C to +85°C	-	40	-	nV/ ^o C
VMON Hysteresis	V _{VMONhys}		-	10	-	mV
VMON Glitch Filter	Tfil		-	30		μS
ENABLE L2H, Delay to STATUS & PGOOD		VMON valid, EN high to STATUS & PG high	-	160	-	ms
EN H2L, Delay to PGOOD		EN low to PGOOD low	-	-	0.1	μS
EN H2L, Delay to STATUS		EN low to STATUS low	-	13		μS
ENABLE Pull-up Voltage		EN open	-	V _{DD}	-	V
ENABLE Threshold Voltage	VENVTH		-	V _{DD} /2	-	V
STATUS/PGOOD OUTPUTS		-				1
STATUS Pull-Down Current	IRSTpd	RST = 0.1V	-	88	-	mA
STATUS/PGOOD Delay after VMON Valid	T _{delST}	VMON > V _{UVvth} to STATUS = 0.2V	-	160	-	ms
STATUS/PGOOD Output Low	Vol	Measured at V _{DD} = 1.0V	-	0.04	0.1	V
BIAS	I					1
IC Supply Current	I _{VDD_5.5V}	V _{DD} = 5V	-	170	-	μА
IC Supply Current	I _{VDD_3.3V}	V _{DD} = 3.3V	-	145	-	μА
IC Supply Current	I _{VDD_1.5} V	V _{DD} = 1.5V	-	100	-	μА
V _{DD} Power On	V _{DD} _POR	V _{DD} high to low	-	0.89	1	٧
V _{DD} Power On Lock Out	V _{DD} _LO	V _{DD} low to high	-	0.91	-	V

3

Description and Operation

The **ISL6131** is a four voltage high accuracy supervisory IC designed to monitor multiple voltages greater than 0.7V relative to PIN 10 of the IC.

Upon V_{DD} bias power up, the STATUS and PGOOD outputs are held correctly low once V_{DD} is as low as 1V. Once biased to 1.5V the IC continuously monitors from one to four voltages independently through external resistor dividers comparing each voltage monitoring (VMON) pin voltage to an internal 0.633V ($V_{VMONvth}$) reference.

With the EN input driven high or open as each VMON input rises above $V_{VMONvth}$ a timer is set to ensure ~160ms of continuous compliance then the related STATUS output is released to be pulled high. The STATUS outputs are opendrain to allow ORing of the signals and interfacing to a logic high level =, < V_{DD} and are designed to reject short transients (30 μ s) on the VMON inputs. Once all STATUS outputs are high a power good (PGOOD) output signal is generated high to indicate all the monitored voltages are greater than minimum compliance level.

Once any VMON input falls below $V_{VMONvth}$ for longer than the glitch filter time both the PGOOD and the related STATUS output are pulled low. The other STATUS outputs will remain high as long as their corresponding VMON voltage remains valid and the PGOOD validation process is reset.

Figure 1 illustrates **ISL6131** typical application schematic and Figure 3 is an operational timing diagram. See Figures 7 to 14 for **ISL6131** function and performance. Figures 7 and 8 show the V_{DD} rising along with STATUS and PGOOD response. Figures 9 and 10 illustrate VMON falling below V_{VMONvth} and Figure 11 illustrates VMON rising above V_{VMONvth} with STATUS and PGOOD response. Figure 12 shows the V_{DD} failing with STATUS and PGOOD response. Figures 13 and 14 illustrate ENABLE to STATUS and PGOOD timing.

If less than four voltages are being monitored, connect the unused VMON pins to V_{DD} for proper operation. All unused STATUS outputs can be left open.

The **ISL6132** is a dual voltage monitor for under and over voltage compliance. Figure 2 illustrates the typical **ISL6132** implementation schematic and Figure 4 is the operational timing diagram.


There are 2 pairs of monitors each with an under voltage (UVMON) input and over voltage (OVMON) input along with with associated STATUS and PGOOD outputs.

Upon V_{DD} bias power up, the STATUS and PGOOD outputs are held correctly low once V_{DD} is as low as 1V. Once biased to 1.5V the IC continuously monitors the voltage through external resistor dividers comparing each VMON pin voltage to an internal 0.633V reference. At proper bias the OVSTATUS are pulled high and the UVSTATUS and PGOOD are pulled low. Once the UVMON input > the VMON Vth continuously for ~160ms its associated STATUS output will release high indicating that the minimum voltage condition has been met. As both UVMON and OVMON inputs are satisfied the PGOOD output is released to go high indicating that the monitored voltage is within the specified window. Figure 15 illustrates this performance for a 4V to 5V window.

When VMON does not satisfy its voltage high or low criteria for more than the glitch filter time the associated STATUS and PGOOD are pulled low. Figures 16 and 17 illustrate this performance for a 4V to 5V compliant window.

Figures 18-20 illustrate the VMON glitch filter timing to STATUS and PGOOD notification and transient immunity.

The ENABLE input when pulled low allows for monitoring and reporting function to be disabled. Figure 21 shows ENABLE high to PGOOD timing for compliant voltage.



OVER VOLTAGE
LIMIT

UNDER VOLTAGE
LIMIT

TdelST


MONITORED VOLTAGE
RAMPING UP & DOWN


OVSTATUS

PGOOD OUTPUT

FIGURE 4. ISL6132 OPERATIONAL DIAGRAM

Typical Performance Curves





Using the ISL613XSUPEREVAL2 Platform

The ISL613XSUPEREVAL2 platform is the primary evaluation board for this family of supervisors and is designed to support the ISL6131, ISL6132 in addition it also supports the ISL6125 sequencer as it has open drain RESET# outputs similar to the STATUS outputs of the ISL6131 and ISL6132.

The ISL613XSUPEREVAL2 is shipped with a ISL6125 soldered into the SMD channel 2 position and with 2 each of the ISL6131(1 socketed) and ISL6132. The four resistor divider strings are set so that VMON = VMON Vth (0.633V) once supplies are 2.10V on the IN_D, 1.27V on IN_C, 4.27V on IN_B and 2.78V on IN_A. On the ISL6131 these are the 4 UV levels at ~85% of 2.5V, 1.5V, 5V and 3.3V respectively.

LEDs off are the PGOOD high indicators with D4 being the indicator.

With V_{DD} ranging from 1.5V to 5V or shorted to IN_A through JP1 and with an **ISL6131** in the socket, PGOOD will release to be pulled high once those minimum conditions are met. See Figures 7 to 14 for performance and function examples.

With the ISL6132 in the socket and IN_C and IN_D tied to a common supply and IN_A and IN_B tied to a second supply the ISL6132 will look for a voltage between 1.27V to 2.10V on the CD pair and between 2.78V and 4.27V for the AB pair. Once either supply meets its requirement the related PGOOD will release to pull high and turning off the related LED. See Figures 15 to 21 for performance and function examples. Figures 22 and 23 illustrate the ISL613XSUPEREVAL2 platform in image and schematic.

Functional and Performance Waveforms




FIGURE 7. ISL6131 V_{DD} RISING




FIGURE 8. ISL6131 $V_{\mbox{\scriptsize DD}}$ RISING WITH PULL-UP




FIGURE 9. ISL6131 VMON FALLING TO PGOOD




FIGURE 10. ISL6131 VMON FALLING TO PGOOD

Functional and Performance Waveforms (Continued)




FIGURE 11. ISL6131 UV RISING TO PGOOD




FIGURE 12. ISL6131 $V_{\mbox{\scriptsize DD}}$ FALLING




FIGURE 13. ISL6131 ENABLE L2H TO PGOOD




FIGURE 14. ISL6131 EN H2L TO PGOOD




FIGURE 15. ISL6132 TURN-ON




FIGURE 16. ISL6132 IN UV CONDITION

Functional and Performance Waveforms (Continued)




FIGURE 17. ISL6132 IN OV CONDITION




FIGURE 18. ISL6132 UV GLITCH FILTER TIMING




FIGURE 19. ISL6132 OV GLITCH FILTER TIMING




FIGURE 20. ISL6132 GLITCH FILTER TRANSIENT IMMUNITY




FIGURE 21. ISL6132 ENABLE TO PGOOD



FIGURE 22.





FIGURE 23. ISL613XEVAL2 CHANNEL 1 SCHEMATIC

ISL6131, ISL6132

TABLE 1. ISL6131SUPEREVAL2 BOARD CHANNEL 1 COMPONENT LISTING

COMPONENT DESIGNATOR	COMPONENT FUNCTION	COMPONENT DESCRIPTION
DUT1	ISL6131, Quad Under Voltage Supervisor in socket	Intersil, ISL6131IR Quad Under Voltage Supervisor
DUT2	ISL6132, Dual Over & Under Voltage Supervisor in bag	Intersil, ISL6132IR Dual Over & Under Voltage Supervisor
R1A	IN2 to VMONB (OV1) Resistor for Divider String	8.45kΩ 1%, 0402
R2A	VMONB (OV1) to GND Resistor for Divider String	1.47kΩ 1%, 0402
R7A	IN1 to VMONA (UV1) Resistor for Divider String	7.68kΩ 1%, 0402
R8A	VMONA (UV1) to GND Resistor for Divider String	2.26kΩ 1%, 0402
R3A	IN4 to VMOND (OV2) Resistor for Divider String	6.98kΩ 1%, 0402
R4A	VMOND (OV2) to GND Resistor for Divider String	3.01kΩ 1%, 0402
R5A	IN3 to VMONC (UV2) Resistor for Divider String	4.99kΩ 1%, 0402
R6A	VMONC (UV2) to GND Resistor for Divider String	4.99kΩ 1%, 0402
R15-R18	STATUS Pull-up Resistors	5.1kΩ 10%, 0402
C1A	Decoupling Capacitor	0.1μF, 0805
D3, D4	PGOOD# INDICATOR	SMD RED LED

Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP)



L24.4x4
24 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
(COMPLIANT TO JEDEC MO-220VGGD-2 ISSUE C)

	MILLIMETERS				
SYMBOL	MIN	MIN NOMINAL MAX		NOTES	
А	0.80	0.90	1.00	-	
A1	-	-	0.05	-	
A2	-	-	1.00	9	
A3		0.20 REF		9	
b	0.18	0.23	0.30	5, 8	
D		4.00 BSC		-	
D1		3.75 BSC		9	
D2	1.95	2.10	2.25	7, 8	
Е		4.00 BSC		-	
E1		3.75 BSC		9	
E2	1.95	.95 2.10 2.25		7, 8	
е		0.50 BSC		-	
k	0.25	-	-	-	
L	0.30	0.40	0.50	8	
L1	-	0.15		10	
N	24			2	
Nd	6		3		
Ne		6		3	
Р	-	- 0.60		9	
θ	-	-	12	9	

Rev. 2 10/02

NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on each D and E.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
- Features and dimensions A2, A3, D1, E1, P & θ are present when Anvil singulation method is used and not present for saw singulation.
- Depending on the method of lead termination at the edge of the package, a maximum 0.15mm pull back (L1) maybe present. L minus L1 to be equal to or greater than 0.3mm.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com