# Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs 


#### Abstract

General Description The MAX5058/MAX5059 enable secondary-side synchronous rectification in isolated power supplies using widely available power MOSFETs. These devices facilitate the commutation of the secondary-side MOSFETs by providing a clean gate-drive signal that is synchronized to the power MOSFET switching in the primary side of the isolation transformer. The MAX5058/MAX5059 complement the MAX5051 and MAX5042/MAX5043 primaryside PWM ICs and enable the design of high-efficiency synchronously rectified isolated power supplies. Simultaneous conduction of the primary side and the freewheeling synchronous rectifier MOSFET is avoided by having a look-ahead signal (before the primary-side MOSFETs turn ON), thus eliminating large current spikes resulting from a shorted transformer secondary.


An on-board error amplifier with a versatile current reference output enables virtually unlimited possibilities in reference-voltage generation. Reference voltage for the error amplifier is generated by connecting an appropriate resistor to this output.
Low on-resistance margining MOSFETs integrated onchip allow for implementation of a margining circuit without the use of external switches. The MAX5058 provides a 5V LDO output for logic-level MOSFETs while the MAX5059 provides a 10V LDO output for conventional 10V MOSFETs.
The MAX5058/MAX5059 are designed to enable paralleling of multiple power supplies for accurate current sharing using a simple 2-wire, differential, current-share bus. Parallelability enables expansion of the power capabilities and simplifies thermal management in high-output-current applications. When used in conjunction with the MAX5051, the primaries can also be synchronized and operated 180 degrees out of phase.
The MAX5058/MAX5059 are available in a 28-pin thermally enhanced TSSOP package and operate over a wide $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.
Warning: The MAX5058/MAX5059 are designed to work in circuits that contain high voltages. Exercise caution.

> Isolated Telecom Power Supplies
> Isolated Networking Power Supplies
> $\pm 48 \mathrm{~V}$ Power-Supply Modules
> Industrial Power Supplies
> $\pm 48 \mathrm{~V} / \pm 12 \mathrm{~V}$ Server Power Supplies

Applications

Features

## - Clean Drive Waveforms for Synchronous MOSFETs

- Utilization of a Look-Ahead Signal from the Primary for Proper Turn-On/Turn-Off Times
- Synchronous Rectifier Drivers Capable of Sourcing and Sinking Up to 2A Peak Current
- Internal Gate-Voltage Regulator for 5V (MAX5058) or 10V (MAX5059) Gate-Drive Voltage
- Internal Error Amplifier
- Accurate Differential Current-Share/Force Circuit Allows Paralleling of Several Power Supplies for High Output Current
- Internal Remote Voltage-Sense Amplifier
- Flexible Reference-Voltage Generation
- Output Voltage Regulation Down to 0.5V
- Low Quiescent Current Consumption of 2.5mA
- Integrated Digital Output Margining Circuit Saves External Parts and Board Space
- 30ns Propagation Delay Time from Pulse Input to Output
- Automatic Detection of Discontinuous Current Conduction and Turn-Off of the Freewheeling MOSFET
- High Efficiency at Low Output Currents and Reverse-Current Protection
- Open-Drain Overtemperature Warning Flag
- 28-Pin Thermally Enhanced TSSOP Package

Ordering Information

| PART | TEMP RANGE | PIN- <br> PACKAGE | VREG <br> (V) |
| :--- | :--- | :--- | :---: |
| MAX5058AUI | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 TSSOP-EP* | 5 |
| MAX5058EUI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 TSSOP-EP | 5 |
| MAX5059AUI | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 TSSOP-EP* | 10 |
| MAX5059EUI | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 28 TSSOP-EP ${ }^{*}$ | 10 |

*EP = Exposed paddle.

Pin Configuration appears at end of data sheet.

## Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs

## ABSOLUTE MAXIMUM RATINGS

| V+ to GND | -0.3V to +30V |
| :---: | :---: |
| PGND to GND | -0.3V to +0.3V |
| COMPV, VREG, VDR, TSF to GND | -0.3V to +14V |
| All Other Pins to GND | -0.3V to (VP + 0.3V) |
| $V_{\text {REG }}$ Source Current | 50 mA |
| COMPV, RMGU, RMGD, TSF Sink Current | 30 mA |
| VP to GND | -0.3V to +6V |
| VSO, CSO Source/Sink Current | $\pm 5 \mathrm{~mA}$ |
| SFP Source Current | 5 mA |

QREC, QSYNC Continuous Current.................................... 50 mA
QREC, QSYNC Current < 500ns..............................................5A
Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right.$ )
28 -Pin TSSOP (derate $23.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ). .... 1905 mW
Junction Temperature ..................................................... $+150^{\circ} \mathrm{C}$
Operating Temperature Ranges
MAX5058EUI, MAX5059EUI ..$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
MAX5058AUI, MAX5059AUI.......................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s)
$+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}+=+12 \mathrm{~V}, \mathrm{GND}=\mathrm{PGND}=0, \mathrm{VDR}=\mathrm{V}_{\text {REG }}, \mathrm{CQSYNC}=\mathrm{C}\right.$ QREC $=0, \mathrm{ZCP}=\mathrm{ZCN}=\mathrm{BUFIN}=\mathrm{CSP}=\mathrm{CSN}=\mathrm{SFN}=\mathrm{VSN}=\mathrm{GND}, \mathrm{V}$ IREF $=$ $V_{V S P}=1.785 \mathrm{~V}$, CVREG $=2.2 \mu \mathrm{~F}, \mathrm{CVP}_{V P}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {COMPS }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SFP }}=68 \mathrm{nF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Supply Voltage Range | V+ | MAX5058 |  | 4.5 |  | 28.0 | V |
|  |  | MAX5059 |  | 9.3 |  | 28.0 |  |
| Quiescent Supply Current | IQ |  |  |  | 2.5 | 5 | mA |
| Switching Supply Current | Isw | $\mathrm{fsw}=250 \mathrm{kHz}$ at BUFIN | MAX5058 |  | 4.5 |  | mA |
|  |  |  | MAX5059 |  | 6 |  |  |
| IREF: REFERENCE CURRENT OUTPUT |  |  |  |  |  |  |  |
| Reference Current | liREF | $\mathrm{V}_{\text {IREF }}=1.785 \mathrm{~V}$ |  | 49.2 | 50 | 51.1 | $\mu \mathrm{A}$ |
| Reference Current Variation | $\Delta$ IIREF | $\mathrm{V}_{\text {IREF }}=0.5 \mathrm{~V}$ to 2.5 V |  | -0.1 |  | +0.1 | \%/V |
| Reference Voltage Compliance Range |  | Guaranteed by reference current variation test |  | 0.5 |  | 2.5 | V |
| VREG: LOW-DROPOUT REGULATOR |  |  |  |  |  |  |  |
| Regulator Output | VVREG | IVREG $=0$ to 30mA | MAX5058 | 4.75 | 5 | 5.25 | V |
|  |  |  | MAX5059 | 9.4 | 10 | 10.6 |  |
| Line Regulation |  | MAX5058, $\mathrm{V}+=6 \mathrm{~V}$ to 28 V |  |  |  | 25 | mV |
|  |  | MAX5059, V+ = 11V to 28V |  |  |  | 25 |  |
| Dropout | VDROP | MAX5058 | $\begin{aligned} & \mathrm{V}+=4.5 \mathrm{~V}, \\ & \text { IVREG }=30 \mathrm{~mA} \end{aligned}$ |  | 200 | 350 | mV |
|  |  | MAX5059 | $\begin{aligned} & \mathrm{V}+=9.3 \mathrm{~V}, \\ & \text { IVREG }=30 \mathrm{~mA} \end{aligned}$ |  | 200 | 350 |  |
| VP: INTERNAL REGULATOR |  |  |  |  |  |  |  |
| Regulator Output Setpoint | VVP | $\mathrm{IVP}=0$ to 5 mA |  | 3.8 |  | 4.3 | V |
| ZC: ZERO-CURRENT COMPARATOR |  |  |  |  |  |  |  |
| Zero-Current Comparator Threshold | VzCth | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | +3.5 | +5 | +6.5 | mV |
| Zero-Current Comparator Input Current | IzC |  |  | -2.5 |  | +2.5 | $\mu \mathrm{A}$ |

## Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}+=+12 \mathrm{~V}, \mathrm{GND}=\mathrm{PGND}=0, \mathrm{VDR}=\mathrm{V}_{\text {REG }}, \mathrm{C}\right.$ QSYNC $=\mathrm{CQREC}=0, \mathrm{ZCP}=\mathrm{ZCN}=\mathrm{BUFIN}=\mathrm{CSP}=\mathrm{CSN}=\mathrm{SFN}=\mathrm{VSN}=\mathrm{GND}, \mathrm{VIREF}=$ $V_{V S P}=1.785 \mathrm{~V}$, CVREG $=2.2 \mu \mathrm{~F}, \mathrm{CVP}_{\mathrm{V}}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {COMPS }}=0.1 \mu \mathrm{~F}, \mathrm{CSFP}^{2}=68 \mathrm{nF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Zero-Current Comparator Input Range | VZC |  |  | -0.1 |  | +1.5 | V |
| Zero-Current Comparator <br> Propagation Delay | tzC | 10 mV overdrive, from when greater than V ZCTH to whe low | $V_{Z C P}-V_{Z C N}$ is QSYNC goes |  | 65 |  | ns |
| BUFIN: SYNCHRONIZING PULSE INPUT |  |  |  |  |  |  |  |
| BUFIN to Output Propagation Delay | tpd | BUFIN rising to QREC rising or QSYNC falling |  | 40 |  |  | ns |
| BUFIN Input Current | IBUFIN |  |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| BUFIN Input Capacitance | CbuFIN |  |  | 10 |  |  | pF |
| BUFIN Input-Logic High | VhbuFin |  |  | 2.4 |  |  | V |
| BUFIN Input-Logic Low | VLBUFIN |  |  |  |  | 0.8 | V |
| MARGINING INPUTS |  |  |  |  |  |  |  |
| RMGD Resistance | RRMGD | Sinking 10mA |  |  | 6.5 | 11 | $\Omega$ |
| RMGU Resistance | Rrmgu | Sinking 10mA |  |  | 6.5 | 11 | $\Omega$ |
| MRGD Input-Logic High | VhmRGD |  |  | 2.4 |  |  | V |
| MRGD Input-Logic Low | VLMRGD |  |  |  |  | 0.8 | V |
| MRGU Input-Logic High | VHMRGU |  |  | 2.4 |  |  | V |
| MRGU Input-Logic Low | VLmRGU |  |  |  |  | 0.8 | V |
| MRGU, MRGD Input Resistance | RMRGD, RMRGU |  |  | 40 |  |  | k $\Omega$ |
| RMGU, RMGD Leakage Current | IRMGU, IRMGD |  |  | -100 |  | +100 | nA |
| DRIVER OUTPUTS |  |  |  |  |  |  |  |
| QREC, QSYNC Peak Source Current | IQREC_SO, IQSYNC_SO |  |  |  | 2 |  | A |
| QREC, QSYNC Output-Voltage High | VQREC_H, VQSYNC_H | Measured with respect to VVDR, sourcing 50mA | MAX5058 |  | 75 | 150 | mV |
|  |  |  | MAX5059 |  | 75 | 150 |  |
| QREC, QSYNC Low-to-High Delay Time | tpDLH | $\mathrm{C}_{\text {QREC }}=\mathrm{C}_{\text {QSYNC }}=0$ |  |  | 30 |  | ns |
|  |  | CQREC $=$ CQSYNC $=5 \mathrm{nF}$ |  |  | 70 |  |  |
| QREC, QSYNC Peak Sink Current | IQREC_SI, IQSYNC_SI |  |  |  | 2 |  | A |
| QREC, QSYNC Output-Voltage Low | VQREC_L, <br> VQSYNC_L | Sinking 50mA | MAX5058 |  | 50 | 100 | mV |
|  |  |  | MAX5059 |  | 50 | 100 |  |
| QREC, QSYNC High-to-Low Delay Time | tPDHL | $\mathrm{C}_{\text {QREC }}=\mathrm{C}_{\text {QSYNC }}=0$ |  |  | 40 |  | ns |
|  |  | CQREC $=$ CQSYNC $=5 \mathrm{nF}$ |  |  | 70 |  |  |

## Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}+=+12 \mathrm{~V}, \mathrm{GND}=\mathrm{PGND}=0, \mathrm{VDR}=\mathrm{V}_{\text {REG }}, C_{\text {QSYNC }}=\mathrm{C}_{\text {QREC }}=0, \mathrm{ZCP}=\mathrm{ZCN}=\mathrm{BUFIN}=\mathrm{CSP}=\mathrm{CSN}=\mathrm{SFN}=\mathrm{VSN}=\mathrm{GND}, \mathrm{VIREF}=\right.$ $V_{V S P}=1.785 \mathrm{~V}$, CVREG $=2.2 \mu \mathrm{~F}, \mathrm{CVP}_{V P}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {COMPS }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SFP }}=68 \mathrm{nF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ERROR AMPLIFIER |  |  |  |  |  |  |
| Inverting Input Current | IINV |  | -50 |  | +50 | nA |
| Error-Amplifier Input Range | VINV |  | 0 |  | 2.5 | V |
| Error-Amplifier Input Offset | Vos | ICOMPV $=100 \mu \mathrm{~A}$ to 5 mA | -5 |  | +5 | mV |
| Error-Amplifier Output-Voltage Low | VCOMPV | $I \mathrm{COMPV}=5 \mathrm{~mA}$ |  |  | 200 | mV |
| Error-Amplifier Unity-Gain BW | GBW | RCOMP $=220 \Omega$, ICOMP $=5 \mathrm{~mA}$ |  | 1.3 |  | MHz |
| Error-Amplifier Voltage Gain | Avol | RCOMPV $=220 \Omega$, $\mathrm{ICOMP}=5 \mathrm{~mA}$ |  | 80 |  | dB |
| Error-Amplifier PSRR | PSRR |  |  | 60 |  | dB |
| COMPV Output Resistance to Ground |  | (Note 1) |  | 1 |  | $\mathrm{M} \Omega$ |

REMOTE-SENSE AMPLIFIER (RSA)

| VSN Input Current | IvSN |  | -100 |  | +100 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VSP Input Current | IVSP |  | -20 |  | +100 | $\mu \mathrm{A}$ |
| Input Common-Mode Range |  |  | -0.3 |  | +3.8 | V |
| Input Offset Voltage | VOSRSA | IVsO $=-0.5 \mathrm{~mA}$ to +0.5 mA |  | -4 |  | mV |
| Output Impedance |  |  |  | 8 |  | $\Omega$ |
| Amplifier -3dB Frequency |  | Ivso $=-0.5 \mathrm{~mA}$ to +0.5 mA |  | 1 |  | MHz |
| Remote-Sense Amplifier Gain | GRS | IvsO $=-0.5 \mathrm{~mA}$ to +0.5 mA | 0.9925 | 1 | 1.0075 | V/V |
| CURRENT-SENSE AMPLIFIER (CSA) |  |  |  |  |  |  |
| CSN Input Current | ICSN | $\begin{aligned} & -0.3 V \leq V_{C S N} \leq+3.8 V, \\ & -0.3 V \leq V_{C S P} \leq+3.8 V \end{aligned}$ | -150 |  | +150 | $\mu \mathrm{A}$ |
| CSP Input Current | ICSP | $-0.3 \mathrm{~V} \leq \mathrm{V}$ CSP $\leq+3.8 \mathrm{~V}$ | -40 |  | +150 | $\mu \mathrm{A}$ |
| Input Offset Voltage |  | Icso $=-500 \mu \mathrm{~A}$ to $+500 \mu \mathrm{~A}$ ( Note 2) | +20 | +25 | +30 | mV |
| Current-Sense Amplifier Gain | GCSA | ICSO $=-500 \mu \mathrm{~A}$ to $+500 \mu \mathrm{~A}$ | 19.8 | 20 | 20.2 | V/V |
| Input Differential-Mode Range |  |  |  |  | 100 | mV |
| Input Common-Mode Range |  |  | -0.3 |  | +3.8 | V |
| Output-Voltage Level Shift | VLS | (Note 2) | 0.415 |  | 0.570 | V |
| Output Voltage Range | VCSO(MIN) | ICSO $=-500 \mu \mathrm{~A}$ to $+500 \mu \mathrm{~A}$ | 0.1 |  | 3.0 | V |
| Amplifier -3dB Frequency | f-3dB | ICSO $=-500 \mu \mathrm{~A}$ to $+500 \mu \mathrm{~A}$ |  | 50 |  | kHz |
| SHARE-FORCE AMPLIFIER (SFA) |  |  |  |  |  |  |
| Sink Current |  |  |  |  | 60 | $\mu \mathrm{A}$ |
| Source Current |  |  | 500 |  |  | $\mu \mathrm{A}$ |

## Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}+=+12 \mathrm{~V}, \mathrm{GND}=\mathrm{PGND}=0, \mathrm{VDR}=\mathrm{V}_{\text {REG }}, \mathrm{C}\right.$ QSYNC $=\mathrm{CQREC}=0, \mathrm{ZCP}=\mathrm{ZCN}=\mathrm{BUFIN}=\mathrm{CSP}=\mathrm{CSN}=\mathrm{SFN}=\mathrm{VSN}=\mathrm{GND}, \mathrm{VIREF}=$ $V_{V S P}=1.785 \mathrm{~V}$, CVREG $^{2}=2.2 \mu \mathrm{~F}, \mathrm{CVP}^{2}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {COMPS }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{S F P}=68 \mathrm{nF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CURRENT-ADJUST AMPLIFIER (CAA) |  |  |  |  |  |  |
| Transconductance |  |  |  | 500 |  | $\mu \mathrm{A} / \mathrm{V}$ |
| Common-Mode Input Voltage Range |  |  | 0.45 |  | 2.55 | V |
| Output Voltage Range |  |  | 0.85 |  | 2.75 | V |
| Offset Voltage |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 20 | 42 | 65 | mV |
| Open-Loop Gain |  |  |  | 72 |  | dB |
| CURRENT-ADJUST VOLTAGE-TO-CURRENT CONVERTER |  |  |  |  |  |  |
| Input Voltage Range |  |  | 0.75 |  | 2.75 | V |
| Input Voltage Offset |  |  |  | 1.25 |  | V |
| Output Voltage Range |  |  | 0.5 |  | 2.5 | V |
| Transconductance |  |  |  | 1.15 |  | $\mu \mathrm{A} / \mathrm{V}$ |
| Maximum Current Adjustment Value |  |  | 1.38 | 1.5 | 1.66 | $\mu \mathrm{A}$ |
| THERMAL SHUTDOWN |  |  |  |  |  |  |
| Thermal Warning Flag Level |  | When TSF pulls low |  | +125 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Warning Flag Hysteresis |  |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| Internal Thermal-Shutdown Level |  |  |  | +160 |  | ${ }^{\circ} \mathrm{C}$ |
| Internal Thermal-Shutdown Hysteresis |  |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| TSF Maximum Output Voltage |  | ITSF $=5 \mathrm{~mA}$ |  |  | 120 | mV |
| TSF Output Leakage Current |  |  |  |  | 0.1 | $\mu \mathrm{A}$ |

Note 1: Output resistance to ground used for unity-gain stability.
Note 2: $\mathrm{V}_{\mathrm{CSO}}=\mathrm{GCSA}\left(\mathrm{V}_{\mathrm{CSP}}-\mathrm{V}_{\mathrm{CSN}}\right)+\mathrm{V}_{\mathrm{LS}}$.

# Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs 

Typical Operating Characteristics
$\left(\mathrm{V}+=+12 \mathrm{~V}, \mathrm{GND}=\mathrm{PGND}=0, \mathrm{VDR}=\mathrm{V}_{\text {REG }}, \mathrm{C}_{\text {QSYNC }}=\mathrm{C}_{\text {QREC }}=0, \mathrm{ZCP}=\mathrm{ZCN}=\mathrm{BUFIN}=\mathrm{CSP}=\mathrm{CSN}=\mathrm{SFN}=\mathrm{VSN}=\mathrm{GND}, \mathrm{V}_{\text {IREF }}=\right.$ $\mathrm{V}_{\mathrm{VSP}}=1.785 \mathrm{~V}, \mathrm{~V}_{\text {COMPS }}=0.5 \mathrm{~V}, \mathrm{C}_{\text {VREG }}=2.2 \mu \mathrm{~F}, \mathrm{CVP}_{\mathrm{V}}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {COMPS }}=0.1 \mu \mathrm{~F}, \mathrm{CSFP}=68 \mathrm{nF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}+=+12 \mathrm{~V}, \mathrm{GND}=\mathrm{PGND}=0, \mathrm{VDR}=\mathrm{V}_{\text {REG }}, C_{\text {QSYNC }}=\mathrm{C}_{\text {QREC }}=0, \mathrm{ZCP}=\mathrm{ZCN}=\mathrm{BUFIN}=\mathrm{CSP}=\mathrm{CSN}=\mathrm{SFN}=\mathrm{VSN}=\mathrm{GND}, \mathrm{V}_{\text {IREF }}=\right.$ $\mathrm{V}_{\mathrm{VSP}}=1.785 \mathrm{~V}, \mathrm{~V}_{\text {COMPS }}=0.5 \mathrm{~V}, \mathrm{C}_{\text {VREG }}=2.2 \mu \mathrm{~F}, \mathrm{CVP}_{\mathrm{VP}}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{COMPS}}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SFP }}=68 \mathrm{nF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs

$\left(\mathrm{V}+=+12 \mathrm{~V}, \mathrm{GND}=\mathrm{PGND}=0, \mathrm{VDR}=\mathrm{V}_{\text {REG }}, \mathrm{C}\right.$ QSYNC $=$ CQREC $=0, \mathrm{ZCP}=\mathrm{ZCN}=\mathrm{BUFIN}=\mathrm{CSP}=\mathrm{CSN}=\mathrm{SFN}=\mathrm{VSN}=\mathrm{GND}, \mathrm{VIREF}=$ $\mathrm{V}_{\mathrm{VSP}}=1.785 \mathrm{~V}, \mathrm{~V}_{\text {COMPS }}=0.5 \mathrm{~V}, \mathrm{C}_{\text {VREG }}=2.2 \mu \mathrm{~F}, \mathrm{CVP}_{\mathrm{VP}}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{COMPS}}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {SFP }}=68 \mathrm{nF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. .



CSA GAIN
vs. FREQUENCY


REMOTE-SENSE AMPLIFIER (RSA) GAIN vs. TEMPERATURE


RSA GAIN vs. FREQUENCY


CSA INPUT OFFSET
vs. TEMPERATURE


ZERO-CURRENT COMPARATOR THRESHOLD
vs. TEMPERATURE


## Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}+=+12 \mathrm{~V}, \mathrm{GND}=\mathrm{PGND}=0, \mathrm{VDR}=\mathrm{V}_{\text {REG }}, \operatorname{CQSYNC}=\mathrm{C}_{\text {QREC }}=0, \mathrm{ZCP}=\mathrm{ZCN}=\mathrm{BUFIN}=\mathrm{CSP}=\mathrm{CSN}=\mathrm{SFN}=\mathrm{VSN}=\mathrm{GND}, \mathrm{V}_{\text {IREF }}=\right.$ VVSP $=1.785 \mathrm{~V}, \mathrm{~V}_{\text {COMPS }}=0.5 \mathrm{~V}, \mathrm{CVREG}^{2}=2.2 \mu \mathrm{~F}, \mathrm{CVP}=1 \mu \mathrm{~F}, \mathrm{C}$ COMPS $=0.1 \mu \mathrm{~F}, \mathrm{CSFP}=68 \mathrm{nF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


# Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs 

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | ZCP | Zero-Inductor Current-Sense Comparator Input. The source voltage of the freewheeling FET (N4 in the Typical Application Circuit) is sensed. The gate drive is terminated when this voltage becomes positive during a primary power-OFF cycle. |
| 2 | ZCN | Zero-Inductor Current-Sense Comparator Negative Input |
| 3 | GND | Ground Connection |
| 4 | SFN | Negative Input of the Share-Force Amplifier. Connect the SFN inputs together from all the power-supply secondaries, then connect to the load return terminal (isolated GND). Connect to GND when current sharing is not used. |
| 5 | SFP | Positive Input of the Share-Force Amplifier. Connect the SFP pins together from all the power-supply secondaries. Leave this pin unconnected when current sharing is not used. |
| 6 | COMPS | Compensation Output of the Load-Share Transconductance Amplifier |
| 7 | TSF | Thermal Warning Flag Output |
| 8 | MRGU | Margin-Up Logic Input. When toggled high, the power-supply output voltage is set to the high margin. |
| 9 | MRGD | Margin-Down Logic Input. When toggled high, the power-supply output voltage is set to the low margin. |
| 10 | RMGD | Resistor Connection for Margin-Down |
| 11 | RMGU | Resistor Connection for Margin-Up |
| 12 | IREF | Reference Current Output. A resistor from this current source output to GND sets the reference voltage used by the error amplifier. |
| 13 | COMPV | Compensation Connection for the Error Amplifier. The feedback optocoupler LED is also connected to this point. This open-drain output is capable of sinking at least 5 mA . |
| 14 | INV | Inverting Input of the Error Amplifier. A voltage-divider connected to this input scales the power-supply output voltage for regulation. |
| 15 | VSO | Output of the Remote-Sense Amplifier |
| 16 | VSN | Negative Input of the Remote-Sense Amplifier. Connect this to the negative terminal of the load. |
| 17 | VSP | Positive Input of the Remote-Sense Amplifier. Connect this to the positive terminal of the load. |
| 18 | CSO | Output of the Current-Sense Amplifier. It can be used to monitor the output current. |
| 19 | CSN | Connect this input to the negative terminal of the output current-sense resistor. Connect to GND when not used. |
| 20 | CSP | Connect this input to the positive terminal of the output current-sense resistor. Connect to GND when not used. |
| 21 | VP | Compensation Pin for Internal +4 V Preregulator. A minimum $1 \mu \mathrm{~F}$ low-ESR capacitor must be connected to this pin for bypassing. |
| 22 | V+ | Supply Connection for the IC and Input to the Internal 5V (MAX5058) or 10V (MAX5059) Regulator. Maximum voltage on this input is 28 V . |
| 23 | $V_{\text {REG }}$ | Regulated +5 V (MAX5058) or +10 V (MAX5059) Output Used by the Internal Circuitry and the Output Drivers. A minimum $1 \mu \mathrm{~F}$ capacitor must be connected to this pin for bypassing. |
| 24 | BUFIN | Input for the Synchronizing Pulse. This pulse is provided by the primary-side power IC. |
| 25 | VDR | Supply Connection for the Output Drivers. Can be connected to VREG for 5V (MAX5058) or 10V (MAX5059) operation. |
| 26 | QREC | Driver Output for the Rectifying MOSFET |
| 27 | PGND | Power-Ground Connection. Return ground connection for the gate-driver pulse currents. |
| 28 | QSYNC | Driver Output for the Recirculating MOSFET |
| - | EP | Exposed Pad. This is the exposed pad on the underside of the IC. Connect the exposed paddle to GND and to a large copper ground plane to aid in heat dissipation. |

## Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs



Figure 1. MAX5058/MAX5059 Functional Diagram

# Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs 

## Detailed Description

The MAX5058/MAX5059 enable the design of high-efficiency, isolated power supplies using synchronous rectification on the secondary side. These devices commutate the secondary-side MOSFETs by providing a clean gate-drive signal that is synchronized to the power MOSFET switching in the primary side of the isolation transformer. Once fully enhanced, the secondaryside MOSFETs have very low on-resistance, producing a voltage drop much lower than Schottky diodes, resulting in much higher efficiencies. Simultaneous conduction of the synchronous rectifier MOSFETs is avoided by having a look-ahead signal before the primary MOSFETs turn on. This eliminates large current spikes from a shorted transformer secondary.
The MAX5058 has a 5V internal gate-drive voltage regulator that can be used with logic-level MOSFETs. The MAX5059 has a 10V internal gate-drive voltage regulator that can be used with high-gate-voltage MOSFETs.
In addition to the gate drivers, there are blocks that make the MAX5058/MAX5059 complete secondaryside solutions. These blocks are as follows:

- Regulator and thermal-management block
- Buffer input and gate-driver block
- Reference-current block
- Error-amplifier block
- Margining block
- Remote-sense amplifier block
- Current-share block

Regulators and Thermal Management The linear regulators in the MAX5058/MAX5059 provide power for the internal circuitry, as well as power for running the external synchronous MOSFETs. Design is simplified by deriving the power from the secondary winding before the output-filter inductor. The peak voltage at the secondary is at least twice the output voltage, yielding more than 7 V peak even for output voltages down to 3.3 V . Use a diode and a capacitor to rectify and filter the voltage before applying it to $\mathrm{V}+$ (see D6 and C32 in the Typical Application Circuit). The input for the regulator is $V_{+}$and the output is $V_{\text {REG }}$. Connect VDR to VREG to provide the supply for the gate driver's QREC and QSYNC. For logic-level MOSFETs, use the MAX5058. For conventional MOSFETs that require 10 V to be fully enhanced, use the MAX5059. The $\mathrm{V}+$ input voltage range is from +4.5 V to +28 V . Supply enough current to this input to satisfy the quies-
cent supply current of the MAX5058/MAX5059, as well as the current for the MOSFET drivers. Estimate the total required supply current by using the following formula:

$$
I_{V+}=I_{S W}+f_{S W} \times\left(Q_{N 3}+Q_{N 4}\right)
$$

where $\mathrm{I}_{+}$is the current that must be supplied into $\mathrm{V}_{+}$ and QN3, QN4 are the total gate charges of MOSFETs N3 and N4 in the Typical Application Circuit. fsw is the switching frequency and Isw is the switching current of the part. Use high-quality ceramic capacitors to bypass V+ and VREG. Use additional capacitance as required for bypassing switching currents generated by the drivers when driving the chosen MOSFETs. Connect at least a $1 \mu \mathrm{~F}$ ceramic capacitor at the output of the regulator VREG for stability.
The MAX5058/MAX5059 have an exposed pad at the back of the package to enable heatsinking directly to a ground plane. When soldered to a $1 \mathrm{in}^{2}$ copper island, these devices are able to dissipate approximately 1.9 W at $+70^{\circ} \mathrm{C}$ ambient temperature. Connect the exposed pad to the GND.
In addition to the regulators, this block contains a ther-mal-shutdown circuit that shuts down the gate drivers if the die temperature exceeds $+160^{\circ} \mathrm{C}$. This is a last resort shutdown mechanism. The trigger of this shutdown mechanism must be avoided. Turning off the secondary synchronous rectifier drivers in this manner while the output carries the full load current causes the current to be diverted to the lossy external diodes or body diodes of the MOSFETs. This, in most cases, leads to rectifier failure due to power dissipation. To prevent this, make use of the TSF output (temperature warning flag). TSF is an open-drain output that gets asserted when the die temperature exceeds $+125^{\circ} \mathrm{C}$, well before the actual thermal shutdown at $+160^{\circ} \mathrm{C}$. An optocoupler connected from $V_{\text {REG }}$ to the TSF pin can provide a means for shutting down the switching at the primary side, thus avoiding catastrophic failure.

Buffer Input (BUFIN) and MOSFET Drivers The MAX5058/MAX5059 drive external N-channel MOSFETs at QSYNC and QREC. The QSYNC output drives the gate of the freewheeling MOSFET N4 in the Typical Application Circuit. The QREC output drives the gate of the rectifying MOSFET N3 in the Typical Application Circuit. Each gate-driver output is capable of sinking and sourcing up to 2A peak current, enabling the MAX5058/MAX5059 to drive high-gatecharge MOSFETs.

## Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs

The MOSFET drivers are synchronized to the primaryside switching by using the BUFIN input. BUFIN accepts the PWM information from the primary through a high-speed optocoupler or through a small isolation pulse transformer. Figures 2 through 6 show the interface details using an optocoupler or a pulse transformer with two different kinds of primary-side PWM controllers.
For proper operation, the MAX5051, MAX5042, and MAX5043 devices generate a look-ahead signal that precedes the actual switching of the primary MOSFETs by a small amount of time, typically less than 100ns. Additional circuitry may be required when the MAX5058/MAX5059 are used with other primary-side controllers not capable of providing a look-ahead signal.

When BUFIN goes high, QREC goes high and QSYNC goes low. When BUFIN goes low, QREC goes low and QSYNC goes high.
The MAX5058/MAX5059 provide improved efficiency at light loads by allowing discontinuous conduction operation. A zero-crossing comparator with inputs ZCP and ZCN monitors the current through the freewheeling MOSFET using a sense resistor at its source. The freewheeling MOSFET is turned off when the inductor current is near zero. The actual threshold can be externally adjusted. The Typical Application Circuit shows one method for trip-point adjustment using components R31 and R34.

BUFIN is internally clamped to 4V. Use a voltage-divider, if necessary, to reduce any external voltage applied to this pin to less than 4 V .


Figure 2. Interface of MAX5058 to MAX5042/MAX5043 Using a High-Speed Optocoupler


Figure 3. Interface of MAX5059 to MAX5042/MAX5043 Using a High-Speed Optocoupler

## Parallelable Secondary-Side Synchronous Rectifier Driver and Feedlback-Generator Controller ICs



Figure 4. Interface of MAX5058 to MAX5051 Using a High-Speed Optocoupler


Figure 5. Interface of MAX5059 to MAX5051 Using a High-Speed Optocoupler


Figure 6. Interface Circuit to MAX5051 Using a Pulse Transformer

# Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs 

## Reverse-Current Prevention in Synchronous Rectifiers

One benefit of secondary-side synchronous rectification is increased efficiency. Another benefit is that it allows the inductor current to remain continuous throughout the operating load range. This results in constant loop dynamics that are easy to compensate.
In some cases, it may be necessary to turn off the freewheeling MOSFET when the current through this device attempts to flow from drain to source. Turning off this MOSFET can be done to enhance efficiency at low output current. When multiple power supplies are paralleled, the power supply with the highest output voltage has a tendency to source current into the power-supply outputs with lower output voltage. Turning off the freewheeling MOSFET also prevents this current back-flow.
When the inductor current is allowed to become discontinuous, the loop dynamics change and the circuit must be compensated accordingly to accommodate stable continuous and discontinuous mode operation.
Turning off the freewheeling MOSFET is accomplished by using the zero-current comparator (pins ZCP and ZCN). Use this comparator to sense reverse current in the freewheeling MOSFET and turn off the device by pulling QSYNC low. An internal latch prevents the freewheeling MOSFET from turning on until the off-time of the next cycle.

## Reference Current

The MAX5058/MAX5059 do not have an explicit reference voltage generator. Instead, they contain a 1\%accurate trimmed $50 \mu \mathrm{~A}$ current source. This allows significant flexibility in setting the reference voltage. In some cases, the output-voltage resistive divider, consisting of R1 and R2 in the Typical Application Circuit, can be eliminated by selecting a suitable resistor value at the IREF pin. This reduces the error that the output voltage-divider may add. Use a low-value bypass capacitance at this pin to eliminate noise. Typical values for this capacitance are calculated by considering the pole that it presents with R12. This pole must be placed well beyond the frequency range of interest of the cur-rent-share loop. Use values less than 2.2 nF .

## Error Amplifier

The MAX5058/MAX5059 incorporate a 1.3 MHz unity gain-bandwidth error amplifier with inputs INV, IREF, and output COMPV. IREF is the noninverting input and also serves as the reference voltage generator with the internal $50 \mu \mathrm{~A}$ current source and the external resistor
connected from I REF to GND. INV is the inverting input and connects to the center of a resistive divider from OUT to INV to GND. The output of the error amplifier, COMPV, connects to the cathode of the LED in the optocoupler to control the diode current that transmits the error signal back to the primary-side controller. An open-drain-output error amplifier simplifies interfacing with the feedback optocoupler. Use this error amplifier the same way as the industry-standard TL431 shunt reference. The open-drain output provides flexibility that may be necessary when additional functionality such as secondary current-limit regulation is required. Unlike the TL431, the output of the internal error amplifier of the MAX5058/MAX5059 is guaranteed to be a maximum of 200 mV with a 5 mA drain current, compared to 2.5 V for the TL431 and 1.24 V for the TLV431.

In some cases, it is possible to avoid the use of the output voltage-divider (R1 and R2) by connecting INV to the output through just R1. This eliminates the voltage tolerance errors caused by R1 and R2. Output voltage in this configuration is set directly by using a suitable resistor at IREF. Figure 7 shows this configuration.

Figure 7. Output Voltage Regulation for $0.5 \mathrm{~V} \leq$ VOUT $\leq 2.5 \mathrm{~V}$


# Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs 



Figure 8. Optocoupler Connection for VOUT $>2.5 \mathrm{~V}$


Figure 9. Optocoupler Connection for VOUT $<2.5 \mathrm{~V}$

Figure 8 shows a typical configuration with output voltages high enough (VOUT $>2.5 \mathrm{~V}$ ) to allow a typical optocoupler to be fully biased. In this case, there are two feedback paths-one though the error amplifier and one through the output-connected optocoupler. This second feedback path must be considered when compensating the overall feedback loop.
Figure 9 shows a typical configuration with an optocoupler for output voltages lower than 2.5 V . In this case, the direct connection of the optocoupler to the output is not possible. There is only one feedback path and the error-amplifier feedback network must be designed accordingly.
Figure 10 shows the simplified block diagram for the error amplifier.

## Voltage Margining

The margining inputs MRGU (margin up) and MRGD (margin down) control two internal MOSFETs with opendrain outputs at RMGU and RMGD, respectively. When margining is used, connect two pullup resistors from RMGU and RMGD to IREF. A logic-high voltage at MRGU causes QMU (see Figure 1) to open, increasing the equivalent resistance at IREF and the reference voltage (VIREF). The error-amplifier inverting input, INV, tracks IREF and forces the primary-side controller to increase the output voltage. MRGD has the opposite effect. When a logic high is applied to MRGD, QMD turns on, decreasing the equivalent resistance at IREF and effectively reducing VIREF. This causes INV to track and force the primary-side controller to reduce the output voltage.
The margining inputs MRGU and MRGD are internally pulled to GND with $40 \mathrm{k} \Omega$ resistors. When margining is not used, the inputs can be left floating or connected to GND to make $\mathrm{V}_{\text {IREF }}=50 \mu \mathrm{~A} \times \mathrm{R} 12$.

## Calculation Procedure for Output-Voltage Setting Resistors and Margining

 Use the following step-by-step procedure to calculate the output-voltage setting and margining resistors (see the Typical Application Circuit):

Figure 10. Simplified Error-Amplifier Diagram

## Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs

1) Select a parallel equivalent resistance $R_{e q}$ value to produce the nominal reference voltage. For example, Req $=35.4 \mathrm{k} \Omega$ gives you V IREF $=1.77 \mathrm{~V}$.
2) Select the margin-up percentage value:

$$
\Delta U=5 \%
$$

3) Calculate R32:

$$
\mathrm{R}_{32}=\mathrm{R}_{\mathrm{eq}} \times \frac{100 \%+\Delta \mathrm{U}}{\Delta \mathrm{U}}
$$

$R_{32}=743.4 \mathrm{k} \Omega$.
Calculated
Select the nearest $0.1 \%$ value.
$R_{32}=741 \mathrm{k} \Omega$.
Selected
4) Calculate R12:

$$
R_{12}=\frac{R_{32} \times \Delta U}{100 \%}
$$

$R_{12}=37.05 k \Omega$.
Calculated
Select the nearest $0.1 \%$ value.
$R_{12}=37 \mathrm{k} \Omega$.
Selected
5) Select the margin-down percentage value:

$$
\Delta \mathrm{D}=5 \%
$$

6) Recalculate Req with the selected values:

$$
R_{e q}=\frac{R_{12} R_{32}}{R_{12}+R_{32}}
$$

$$
\mathrm{R}_{\mathrm{eq}}=35.24 \mathrm{k} \Omega
$$

7) Calculate R33:

$$
R_{33}=\frac{100 \% \times R_{e q} \times R_{12}}{R_{12} \times(100 \%+\Delta D)-100 \% \times R_{e q}}
$$

$$
\mathrm{R}_{33}=361.186 \mathrm{k} \Omega .
$$

Calculated
Select the nearest $0.1 \%$ value:

$$
R_{33}=361 \mathrm{k} \Omega . \quad \text { Selected }
$$

8) Calculate the reference voltage with the selected chosen values:
$V_{\text {IREF }}=50 \mu \mathrm{~A} \times$ Req. $\quad R_{\text {eq }}$ from step 6.
$V_{\text {IREF }}=1.762 \mathrm{~V}$.


Figure 11. Remote-Sense Amplifier Connection for $0.5 \mathrm{~V} \leq$ VOUT $\leq 2.5 \mathrm{~V}$

## Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs



Figure 12. Remote-Sense Amplifier Connection for VOUT > 2.5V (or any Other Arbitrary Voltage)
9) Select a value for $R_{1}$ and calculate $R_{2}$ for VOUT $=$ 3.3V:

$$
\begin{gathered}
\mathrm{R}_{1}=19.1 \mathrm{k} \Omega \\
\mathrm{R}_{2}=\frac{\mathrm{V}_{\text {IREF }}}{\mathrm{V}_{\text {OUT }}-\mathrm{V}_{\text {IREF }}} \mathrm{R1}
\end{gathered}
$$

$R_{2}=21.882 \mathrm{k} \Omega$.
Select the nearest $1 \%$ value.
$R_{2}=21.8 \mathrm{k} \Omega$.
When margining is not used, substitute $R_{12}$ for $R_{e q}$ in step 8 and go to step 9.

## Remote-Sense Amplifier

Use the remote-sense amplifier (RSA in Figure 1) to directly sense the voltage across the load, compensating for voltage drops in PC board tracks or load connection wires. The remote-sense amplifier is a unity-gain amplifier with sufficient bandwidth to not interfere with the normal operation of the voltage-control loop. Direct sensing of the output voltage is possible if the output voltage is between 0.5 V to 2.5 V . Figure

11 shows this configuration. Figure 12 shows the use of the remote-sense amplifier with a voltage-divider. The remote-sense amplifier has an input bias current of $100 \mu \mathrm{~A}$. The impedance of R1 and R2 must be kept low in this configuration to avoid excessive errors in the out-put-voltage set point.

Current Sharing
When multiple power modules are providing power to the same load, the load current must be shared equally to provide the best reliability and thermal distribution. The MAX5058/MAX5059 contain circuitry that enable current sharing among paralleled power supplies without requiring an explicit controlling master circuit. Current sharing is accomplished by connecting together the current-share bus pins (SFP and SFN) of all paralleled power supplies (see Figure 13), thus creating a current-force/share bus. The voltage level on this differential bus is proportional to the output current of the power supply that has the highest current compared to the other supplies. The number of power supplies that can be paralleled with this method is limited only by practical considerations.

## Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs



Figure 13. Paralleling Multiple Power-Supply Modules for Current Sharing

When the MAX5051 is used as the primary-side controller, additional benefits are also realized with its special paralleling pins. The MAX5051 allows simultaneous shutdown and wake-up, as well as frequency synchronization and 180 degree out-of-phase operation of each connected primary.
The current-share loop consists of the following functional blocks:

- A diode ORed force amplifier that connects with the other modules and forces the bus to carry a voltage proportional to the highest current among the modules.
- A sense amplifier that senses this share-bus voltage and applies it to internal circuitry.
- A fixed gain of 20 , current-sense amplifier that senses the output current through a sense resistor.
- A current-adjust amplifier that functions as an erroramplifier block in the current-share loop.
- A voltage-to-current (Vtol) block that adds a small amount of current to the reference current, increasing the reference voltage and enabling the module to share more current.


# Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs 



Figure 14. Transfer Function Curve of the $V$ to I Block


Figure 15. Small-Signal Equivalent Current-Share Control Loop
The adjustment range and thus the sharing capability of the modules is limited by the amount of additional output voltage boost possible through the Vtol block. The typical voltage boost is $+3 \%$ (i.e., $1.5 \mu \mathrm{~A} / 50 \mu \mathrm{~A}$ ). Figure 14 shows the transfer function of the Vtol block. This adjustment range also sets a limit on the amount of voltage drop allowed for current sharing. For effective current sharing, the sum of all voltage drops must be kept below $3 \%$ and the output-to-load connection drop of each power module must be kept equal.

Current-sharing functions follow:
The voltage across the current-sense resistor for each module is sensed and compared to the voltage on the current-share bus. The voltage on the current-share bus represents the current from the module that has the highest output current compared to the other modules. Each module compares its current to this maximum current. If its current is less than the maximum, then the module increases its reference current with the Vtol block. This raises the reference voltage presented at the noninverting input of the error amplifier. With a higher reference voltage, the output voltage of the module rises in an attempt to increase its output current. This process continues until the currents balance between the modules.
The current-adjust amplifier (see Figure 1) has an offset at its inverting input that requires the share-bus voltage to reach 40 mV before the current-share control loop attempts to regulate the output-load-current balance. Thus, the current-share regulation does not begin until the current-sense signals have exceeded 2 mV (i.e., $42 \mathrm{mV} / 20$ ).
Figure 15 shows the simplified equivalent small-signal circuit of the current-share control loop. The currentadjust amplifier represents the error amplifier in this loop. The command signal, which is the voltage across the SFP and SFN pins, is applied to the noninverting input of this amplifier. For small-signal analysis, the noninverting pin is shown grounded in Figure 15. This is a low-bandwidth loop.
Assuming a much smaller unity-gain crossover bandwidth (fCs) for the current-share loop compared to the main out-put-voltage-regulation loop (i.e., fcs $\ll \mathrm{fc}$ ), the open-loop gain of the current-share loop can be written as:

$$
\begin{aligned}
G_{T}(s) & =G_{S F A}(s) \times\left(\frac{G_{C A A}(s)}{s \times C_{C O M P S}}\right) \times\left(G_{V \text { toI }}(s) \times R_{I R E F}\right) \\
& \times G_{P S}(s) \times \frac{R_{S}}{R_{S}+R_{L O A D}}
\end{aligned}
$$

where fcs is the unity-gain crossover frequency of the current-share loop (typically 10 Hz to 100 Hz ), fc is the unity-gain crossover frequency of the main output loop, GPS(s) is the gain of the power stage from the reference voltage input of the error amplifier to the output (Gps = Vout/VIREF), Rs is the current-sense resistor, and RLOAD is the load resistance. Note that the currentshare loop bandwidth is highest for the lowest value of RLOAD (maximum load).

## Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs



Figure 16. Idealized (with Ideal Power Stage and Optocoupler) Frequency Response (GPS(s)) from Noninverting Input of the Error Amplifier to the Output of the Power Supply for the Typical Application Circuit of Figure 18


Figure 17. Overall Open-Loop Response of the Current-Share Loop

Figure 16 shows the idealized small-signal response of the Typical Application Circuit from the noninverting input of the error amplifier to the output. This response shows that the unity-gain crossover frequency of the current-share loop can easily be placed between 10 Hz and 100 Hz , while at the same time avoiding interaction with the main voltage-control loop.
For frequencies below 100 Hz , $\mathrm{GT}(\mathrm{s})$ can be written as (using the DC gain value for Gps(s)):

$$
\begin{aligned}
\mathrm{G}_{T}(\mathrm{~s}) & =20 \times \frac{(500 \mu \mathrm{~S})}{\mathrm{s} \times \mathrm{C}_{\mathrm{COMPS}}} \times(1.15 \mu \mathrm{~A} / \mathrm{V}) \times R_{\mathrm{IREF}} \\
& \times \frac{\mathrm{V}_{\mathrm{OUT}}}{V_{\mathrm{IREF}}} \times \frac{R_{S}}{R_{S}+R_{\mathrm{LOAD}}}
\end{aligned}
$$

Equating $\mid G\rceil \mid=1$ and solving for CCOMPS yields:

$$
\mathrm{C}_{\mathrm{COMPS}}=\frac{(36.61 \mu \mathrm{~F} \times \mathrm{Hz} / \mathrm{V}) \times \mathrm{R}_{\mathrm{S}} \times \mathrm{V}_{\mathrm{OUT}}}{\mathrm{f}_{\mathrm{CS}} \times\left(\mathrm{R}_{\mathrm{S}}+\mathrm{R}_{\mathrm{LOAD}}\right)}
$$

The current-sharing loop is compensated with a capacitor from COMPS to GND. This results in a dominant pole that forces the loop gain of the current-share loop to cross OdB with a single pole (20dB/decade) rolloff. When RLOAD >> RS, the above can be simplified further.

$$
\mathrm{C}_{\mathrm{COMPS}}=\frac{(36.61 \mu \mathrm{~F} \times \mathrm{Hz} / \mathrm{V}) \times \mathrm{R}_{\mathrm{S}} \times \mathrm{V}_{\mathrm{OUT}}}{\mathrm{f}_{\mathrm{CS}} \times \mathrm{R}_{\mathrm{LOAD}}}
$$

Example:
$R S=2 m \Omega$
VOUT $=3.3 \mathrm{~V}$
$\mathrm{f} \mathrm{CS}=10 \mathrm{~Hz}$
RLOAD $=0.22 \Omega$

$$
\begin{aligned}
\mathrm{C}_{\mathrm{COMPS}} & =\frac{(36.61 \mu \mathrm{~F} \times \mathrm{Hz} / \mathrm{V}) \times(0.002 \Omega) \times(3.3 \mathrm{~V})}{(10 \mathrm{~Hz}) \times(0.22 \Omega)} \\
& \cong 0.11 \mu \mathrm{~F}
\end{aligned}
$$

The resulting overall open-loop response of the currentshare control loop is shown in Figure 17.

## Applications Information

Isolated 48V Input Power Supply
Figure 18 shows a complete design of an isolated synchronously rectified power supply with a +36 V to +75 V telecom input voltage range. This design uses the MAX5051 as the primary-side controller and the MAX5058 as the secondary-side synchronous rectifier driver. Figures 19 though 24 show some of the performance aspects of this power-supply design. This power supply can sustain a continuous short circuit at its output terminals. This circuit is available as a completely built and tested evaluation kit (MAX5058EVKIT).

Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs


Figure 18. Schematic of $a+48 \mathrm{~V}$ Input, 3.3V at 15A Output, Synchronous Rectified, Isolated Power Supply

Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs


Figure 19. Efficiency at Nominal 3.3V Output Voltage vs. Load Current (48V Nominal Input Voltage)


Figure 21. Turn-On Transient at Full Load (Resistive Load) VOUT


Figure 20. Power Dissipation at Nominal 3.3V Output Voltage vs. Load Current (48V Nominal Input Voltage)


Figure 22. Output Voltage Response to Step Change in Load Current (ILOAD from 50\%, max to 75\%, max)

## Parallelable Secondary-Side Synchronous Rectifier Driver and Feedlback-Generator Controller ICs



Figure 23. Output Voltage Ripple at +48 V Nominal Input Voltage and Full Load Current (Scope Bandwidth $=20 \mathrm{MHz}$ )

Pin Configuration

```
TOP VIEW
```



CONNECT EXPOSED PADDLE TO GND.


Figure 24. Load Current (10A/div) as a Function of Time when the Converter Attempts to Turn On into a $50 \mathrm{~m} \Omega$ Short Circuit

Chip Information
TRANSISTOR COUNT: 1762
PROCESS: BiCMOS

## Parallelable Secondary-Side Synchronous Rectifier Driver and Feedback-Generator Controller ICs

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)


SIDE VIEW


DETAIL A


BOTTOM VIEW


END VIEW


LEAD TIP DETAIL

|  | CZMMEN DIMENSIDNS |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MILLIMETERS |  | INCHES |  |
|  | MIN. | MAX. | MIN, | MAX. |
| A | -- | 1.10 | -- | 0.043 |
| A1 | 0.05 | 0.15 | 0.002 | 0.006 |
| A2 | 0.85 | 0.95 | 0.33 | 0.037 |
| 6 | 0.19 | 0.30 | 0.007 | 0.012 |
| b1 | 0.19 | 0.25 | 0.007 | 0.010 |
| c | 0.090 | 0.20 | 0.004 | 0.008 |
| C1 | 0.090 | 0.135 | 0.004 | 0.0053 |
| D | SEE VARIATİNS |  | SEE VARIATIUNS |  |
| E | 4.30 | 4.50 | 0.169 | 0.177 |
| e | 0.65 BSC |  | 0.026 BSC |  |
| H | 6.25 | 6.50 | 0.246 | 0.256 |
| L | 0.50 | 0.70 | 0.020 | 0.028 |
| N | SEE VARIATİNS |  | SEE VARIATIUNS |  |
| Y | 2.85 | 3.15 | 0.112 | 0.124 |
| ${ }_{\sim}$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8{ }^{\circ}$ |

