



N- and P-Channel 40-V (D-S) MOSFET

CHARACTERISTICS



- N- and P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n- and p-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0-V to 10-V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC



SPICE Device Model Si4569DY

Vishay Siliconix



SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)						
Parameter	Symbol	Test Condition		Simulated Data	Measured Data	Unit
Static						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	N-Ch	1.2		V
		V _{DS} = V _{GS} , I _D = -250 μA	P-Ch	1.8		
On-State Drain Current ^a	I _{D(on)}	V _{DS} = 5 V, V _{GS} = 10 V	N-Ch	224		A
		V _{DS} = -5 V, V _{GS} = -10 V	P-Ch	205		
Drain-Source On-State Resistance ^a	r _{DS(on)}	V _{GS} = 10 V, I _D = 6 A	N-Ch	0.021	0.022	Ω
		V _{GS} = -10 V, I _D = -6 A	P-Ch	0.023	0.026	
		V _{GS} = 4.5 V, I _D = 4.8 A	N-Ch	0.026	0.024	
		V _{GS} = -4.5 V, I _D = -4.9 A	P-Ch	0.031	0.031	
Forward Transconductance ^a	g _{fs}	V _{DS} = 15 V, I _D = 6 A	N-Ch	17	20	S
		V _{DS} = -15 V, I _D = -6 A	P-Ch	37	17	
Diode Forward Voltage ^a	V _{SD}	I _S = 1.5 A	N-Ch	0.80	0.73	V
		I _S = -1.6 A	P-Ch	0.80	-0.73	
Dynamic ^b						
Total Gate Charge	Q _g	V _{DS} = 20 V, V _{GS} = 10 V, I _D = 5 A	N-Ch	17	21	nC
		V _{DS} = -20 V, V _{GS} = -10 V, I _D = -5 A	P-Ch	34	41	
		N-Channel V _{DS} = 20 V, V _{GS} = 4.5 V, I _D = 5 A P-Channel V _{DS} = -20 V, V _{GS} = -4.5 V, I _D = -5 A	N-Ch	8.8	9.6	
			P-Ch	20	21	
Gate-Source Charge	Q _{gs}		N-Ch	2.3	2.3	
			P-Ch	4.5	4.5	
Gate-Source Charge	Q _{gs}		N-Ch	3.2	3.2	
			P-Ch	9.2	9.2	

Notes

a. Pulse test; pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.

b. Guaranteed by design, not subject to production testing.









SPICE Device Model Si4569DY

Vishay Siliconix

COMPARISON OF MODEL WITH MEASURED DATA ($T_J=25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

N-Channel MOSFET









Note: Dots and squares represent measured data.

SPICE Device Model Si4569DY

Vishay Siliconix



P-Channel MOSFET



Note: Dots and squares represent measured data.