# Power MOSFET 3 Amps, 25 Volts

# Complementary SO-8, Dual

These miniature surface mount MOSFETs feature ultra low  $R_{DS(on)}$  and true logic level performance. They are capable of withstanding high energy in the avalanche and commutation modes and the drain–to–source diode has a very low reverse recovery time. MiniMOS  $^{\text{\tiny M}}$  devices are designed for use in low voltage, high speed switching applications where power efficiency is important. Typical applications are dc–dc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. They can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. The avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Low RDS(on) Provides Higher Efficiency and Extends Battery Life
- Logic Level Gate Drive Can be Driven by Logic ICs
- Miniature SO-8 Surface Mount Package Saves Board Space
- Diode Exhibits High Speed, with Soft Recovery

# MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	VDSS	25	Vdc
Gate-to-Source Voltage	VGS	± 20	Vdc
Drain Current – Continuous N–Channel P–Channel	ΙD	3.0 2.0	Adc
Drain Current – Pulsed N–Channel P–Channel	I <sub>DM</sub>	9.0 6.0	Apk
Operating and Storage Temperature Range	TJ, T <sub>stg</sub>	-65 to +150	°C
Total Power Dissipation @ T <sub>A</sub> = 25°C	$P_{D}$	1.8	Watts
Single Pulse Drain–to–Source Avalanche Energy – Starting $T_J = 25^{\circ}\text{C}$ ( $V_{DD} = 20 \text{ Vdc}, V_{GS} = 10 \text{ Vdc},$ $I_L = 3.0 \text{ Apk}, L = 25 \text{ mH}, R_G = 25 \Omega$ )	EAS	113	mJ
Thermal Resistance – Junction–to–Ambient (Note 1.)	$R_{\theta JA}$	66.3	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 10 sec.	TL	260	°C

Mounted on 2" square FR4 board (1" sq. 2 oz. Cu 0.06" thick single sided), 10 sec. max.




# ON Semiconductor™

http://onsemi.com


3 AMPERES 25 VOLTS

RDS(on) = 100 m $\Omega$  (N-Channel) RDS(on) = 210 m $\Omega$  (P-Channel)






SO-8, Dual CASE 751 STYLE 11



**MARKING** 

1300 = Device Code
L = Location Code
Y = Year
WW = Work Week

## **PIN ASSIGNMENT**



#### ORDERING INFORMATION

Device	Package	Shipping
MMDF1300R2	SO–8	2500 Tape & Reel

# $\textbf{ELECTRICAL CHARACTERISTICS} \ (T_{\mbox{\scriptsize A}} = 25^{\circ}\mbox{C unless otherwise noted})$

Charac	Symbol	Polarity	Min	Тур	Max	Unit	
OFF CHARACTERISTICS		•			•	•	•
Drain-to-Source Breakdown V (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 μAd	V(BR)DSS	_	30	_	_	Vdc	
Zero Gate Voltage Drain Currer (VDS = 25 Vdc, VGS = 0 Vdc	I <sub>DSS</sub>	(N) (P)	-	_ _	1.0 1.0	μAdc	
Gate-Body Leakage Current (\	/ <sub>GS</sub> = 20 Vdc, V <sub>DS</sub> = 0)	IGSS	_	-	-	±100	nAdc
ON CHARACTERISTICS (Notes	2. & 3.)						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μAdc	)	VGS(th)	(N) (P)	1.0 1.0	1.5 2.0	2.0 3.0	Vdc
Drain-to-Source On-Resistand (VGS = 10 Vdc, ID = 2.0 Add		R <sub>DS(on)</sub>	(N) (P)	-	0.09 0.16	0.10 0.21	Ohms
Drain-to-Source On-Resistand (VGS = 4.5 Vdc, I <sub>D</sub> = 1.0 Add	R <sub>DS(on)</sub>	(N) (P)	_ _	0.13 0.30	0.16 0.375	Ohms	
Forward Transconductance (VDS = 3.0 Vdc, ID = 1.5 Add	9FS	(N) (P)	1.0 1.0	_ _	_ _	mhos	
DYNAMIC CHARACTERISTICS							
Input Capacitance		C <sub>iss</sub>	(N) (P)	- -	215 200	301 300	pF
Output Capacitance	(V <sub>DS</sub> = 16 Vdc, V <sub>GS</sub> = 0 Vdc, f = 1.0 MHz)	C <sub>oss</sub>	(N) (P)		111 100	158 160	
Transfer Capacitance		C <sub>rss</sub>	(N) (P)	-	30 40	60 75	
SWITCHING CHARACTERISTIC	<b>CS</b> (Note 4.)						
Turn-On Delay Time		<sup>t</sup> d(on)	(N) (P)	- -	18 14	36 28	ns
Rise Time	(V <sub>DD</sub> = 10 Vdc, I <sub>D</sub> = 2.0 Adc,	t <sub>r</sub>	(N) (P)	-	98 95	196 180	
Turn-Off Delay Time	$V_{GS} = 4.5 \text{ Vdc},$ $R_G = 6.0 \Omega)$	<sup>t</sup> d(off)	(N) (P)	- -	16 22	32 45	
Fall Time		t <sub>f</sub>	(N) (P)	-	30 40	60 80	
Total Gate Charge		QT	(N) (P)	_ _	3.3 7.0	5.0 10	nC
	(V <sub>DS</sub> = 16 Vdc,	Q <sub>1</sub>	(N) (P)	_	1.2 1.2	_ _	
	$I_D = 2.0 \text{ Adc},$ $V_{GS} = 4.5 \text{ Vdc})$	Q <sub>2</sub>	(N) (P)	_ _	2.0 2.5	_ _	
		Q <sub>3</sub>	(N) (P)	_	1.9 3.5	_ _	

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Negative signs for P–Channel device omitted for clarity.

<sup>4.</sup> Switching characteristics are independent of operating junction temperature.


# $\textbf{ELECTRICAL CHARACTERISTICS-continued} \ \, (T_{\mbox{\scriptsize A}} = 25^{\circ} \mbox{C unless otherwise noted})$

Characteristic		Symbol	Polarity	Min	Тур	Max	Unit
SOURCE-DRAIN DIODE CHA	RACTERISTICS (Note 5.)						
Forward On–Voltage (Note 6.)	$(I_S = 3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_S = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	V <sub>SD</sub>	(N) (P)	- -	1.0 1.3	1.4 1.7	Vdc
Reverse Recovery Time		t <sub>rr</sub>	(N) (P)	_ _	23 20	-	ns
	(N) (I <sub>D</sub> = 2.0 Adc,	ta	(N) (P)	- -	18 13	-	
	$(I_D = 2.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc} $ $dI_S/dt = 100 \text{ A/}\mu\text{s})$	t <sub>b</sub>	(N) (P)	_ _	5.0 7.0	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	(N) (P)	- -	0.02 0.02	-	μС

<sup>5.</sup> Negative signs for P–Channel device omitted for clarity.
6. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

# PACKAGE DIMENSIONS

**SO-8** CASE 751-07 ISSUE V



#### NOTES

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	4.80	5.00	0.189	0.197		
В	3.80	4.00	0.150	0.157		
C	1.35	1.75	0.053	0.069		
D	0.33	0.51	0.013	0.020		
G	1.27	1.27 BSC		0.050 BSC		
Н	0.10	0.25	0.004	0.010		
J	0.19	0.25	0.007	0.010		
K	0.40	1.27	0.016	0.050		
M	0 °	8 °	0 °	8 °		
N	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0.244		

#### STYLE 11:

PIN 1. SOURCE 1

- 2. GATE 1 SOURCE 2
- 3. GATE 2
- 5. DRAIN 2
- DRAIN 2
- 6.
- DRAIN 1 DRAIN 1

MiniMOS is a trademark of Semiconductor Components Industries, LLC (SCILLC).

are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## **PUBLICATION ORDERING INFORMATION**

# NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

#### N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT) Email: ONlit@hibbertco.com

## EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, UK, Ireland

# CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center

4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031

Phone: 81-3-5740-2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.