HDPlus Dual N-Channel Self-protected Field Effect Transistors with 1:200 Current Mirror FET

HDPlus devices are an advanced HDTMOS[™] series of power MOSFET which utilize ON's latest MOSFET technology process to achieve the lowest possible on–resistance per silicon area while incorporating smart features. They are capable of withstanding high energy in the avalanche and commutation modes. The avalanche energy is specified to eliminate guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

This HDPlus device features an integrated Gate-to-Source clamp for ESD protection. Also, this device features a mirror FET for current monitoring.

- ±3.5% Current Mirror Accuracy in Linear Region
- ±15% Current Mirror Accuracy in Low Current Saturation Region
- IDSS Specified at Elevated Temperature
- Avalanche Energy Specified
- Current Sense FET
- ESD Protected on the Main and the Mirror FET

ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in this specification is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

Rating	Symbol	Value	Unit		
Drain-to-Source Voltage	V _{DSS}	30	Vdc		
Drain-to-Gate Voltage (R_{GS} = 1.0 M Ω)	V _{DGR}	30	Vdc		
Gate-to-Source Voltage	V _{GS}	±16	Vdc		
$ \begin{array}{l} \text{Drain Current} \\ - \text{ Continuous } @ \ T_A = 25^\circ\text{C} \\ - \text{ Continuous } @ \ T_A = 100^\circ\text{C} \ (\text{Note 3}) \\ - \text{ Pulsed } (t_p \leq 10 \ \mu\text{s}) \end{array} $	I _D I _D I _{DM}	6.5 4.4 33	Adc Adc Apk		
Total Power Dissipation @ $T_A = 25^{\circ}C$ (Note 1) Total Power Dissipation @ $T_A = 25^{\circ}C$ (Note 2)	P _D P _D	1.3 1.67	W		
Thermal Resistance Junction-to-Ambient (Note 1) Junction-to-Ambient (Note 2)	$R_{ hetaJA}$ $R_{ hetaJA}$	96 75	°C/W		
Single Pulse Drain-to-Source Avalanche Energy (Note 3) ($V_{DD} = 25$ Vdc, $V_{GS} = 10$ Vdc, $V_{DS} = 20$ Vdc, $I_L = 15$ Apk, $L = 10$ mH, $R_G = 25 \Omega$)	E _{AS}	250	mJ		

MAIN MOSFET MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

1. Mounted onto min pad board.

2. Mounted onto 1" pad board.

3. Switching characteristics are independent of operating junction temperatures.



ON Semiconductor®

http://onsemi.com

5.0 AMPERES 30 VOLTS R_{DS(on)} = 50 mΩ

ISOLATED DUAL PACKAGING Drain1 Drain2 Gate1 Gate1 Gate1 Gate2 Mirror FET Gate2 Mirror FET Mirror Source1 Mirror Source2

> SOIC-8 CASE 751



MARKING DIAGRAM

Source 1 □ Mirror 1 Gate 1 ± 2 N6302 AYWW Drain 1 6 Source 2 🛱 Mirror 2 Gate 2 💾 Drain 2 (Top View) N6302 = Specific Device Code = Assembly Location A Y = Year ww = Work Week

ORDERING INFORMATION

Device	Package	Shipping
NIMD6302R2	SOIC-8	2500/Tape & Reel

MAIN MOSFET ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Characteristic			Min	Тур	Мах	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage $(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu \text{Adc})$ Temperature Coefficient (Positive)		V _{(BR)DSS}	30 20	35 23	30	Vdc mV/°C
$\label{eq:starses} \begin{array}{l} \mbox{Zero Gate Voltage Drain Current} \\ (V_{DS}=30 \mbox{ Vdc}, V_{GS}=0 \mbox{ Vdc}) \\ (V_{DS}=30 \mbox{ Vdc}, V_{GS}=0 \mbox{ Vdc}, T \\ (V_{DS}=30 \mbox{ Vdc}, V_{GS}=0 \mbox{ Vdc}, T \end{array}$		I _{DSS}		0.065 0.2 11	10 100 100	μAdc
$\label{eq:Gate-Body Leakage Current} \begin{aligned} & (V_{GS} = 12 \ \text{Vdc}, \ V_{DS} = 0 \ \text{Vdc}) \\ & (V_{GS} = 3.0 \ \text{Vdc}, \ V_{DS} = 0 \ \text{Vdc}) \end{aligned}$		I _{GSS}		11 12	18 100	μAdc nAdc
ON CHARACTERISTICS						
$\label{eq:Gate Threshold Voltage} \begin{array}{l} \mbox{Gate Threshold Voltage} \\ \mbox{(V}_{DS} = V_{GS}, \mbox{I}_{D} = 250 \ \mu \mbox{Adc}) \\ \mbox{(V}_{DS} = V_{GS}, \mbox{I}_{D} = 250 \ \mu \mbox{Adc}, \mbox{T}_{J} \\ \mbox{Threshold Temperature Coefficient} \end{array}$		V _{GS(th)}	1.0 1.1 -	1.33 1.17 3.8	2.0 _ 4.6	Vdc mV/°C
Static Drain-to-Source On-Resistance (Note 4) $(V_{GS} = 10 \text{ Vdc}, I_D = 3.0 \text{ Adc}, T_J @ 25^{\circ}\text{C})$ $(V_{GS} = 10 \text{ Vdc}, I_D = 3.0 \text{ Adc}, T_J @ 125^{\circ}\text{C})$ $(V_{GS} = 10 \text{ Vdc}, I_D = 3.0 \text{ Adc}, T_J @ 175^{\circ}\text{C})$		R _{DS(on)}		35 57 69	50 65 90	mΩ
Forward Transconductance (Note 4) (V_{DS} = 6.0 Vdc, I_{D} = 15 Adc)			14.5	19.8	25	Mhos
DYNAMIC CHARACTERISTICS (Note 5)					
Input Capacitance		C _{iss}	-	301	600	pF
Output Capacitance	(V _{DS} = 6.0 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	C _{oss}	-	265	350	
Transfer Capacitance	,	C _{rss}	-	82	200	
SWITCHING CHARACTERISTICS	3 (Note 5)					
Turn-On Delay Time		t _{d(on)}	-	9.2	9.6	ns
Rise Time	(V _{DD} = 6.0 Vdc, I _D = 2.0 Adc,	t _r	-	56.5	75.3	
Turn-Off Delay Time	V_{GS} = 4.5 Vdc, R _G = 2.5 Ω)	t _{d(off)}	-	35.9	40	
Fall Time		t _f	-	36.3	40.6	
Turn-On Delay Time		t _{d(on)}	-	6.3	7.0	ns
Rise Time	(V _{DD} = 6.0 Vdc, I _D = 2.0 Adc,	t _r	-	2.7	3.1	
Turn-Off Delay Time	V_{GS} = 10 Vdc, R_G = 2.5 Ω)	t _{d(off)}	-	66.5	70.5	
Fall Time		t _f	-	36.5	39.4	
Gate Charge		QT	-	3.91	4.5	nC
	(V _{DS} = 6.0 Vdc, I _D = 2.0 Adc,	Q ₁	-	1.0	1.25	
	$V_{GS} = 4.5$ Vdc)	Q ₂	-	1.59	1.95	
		Q ₃	-	1.48	1.64	
Gate Charge		QT	-	8.03	13.6	nC
	$ (V_{DS} = 6.0 \text{ Vdc}, \text{ I}_{D} = 2.0 \text{ Adc}, \\ V_{GS} = 10 \text{ Vdc} $	Q ₁	-	1.06	1.36	
		Q ₂	-	1.75	2.82	
		Q ₃	-	1.54	1.75	

Pulse Test: Pulse Width = 300 μs, Duty Cycle = 2%.
Switching characteristics are independent of operating junction temperatures.

MAIN MOSFET ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (Continued)

Characteristic		Symbol	Min	Тур	Max	Unit		
SOURCE-DRAIN DIODE CHARACTERISTICS								
Forward On–Voltage (Notes 6 & 7)		V _{SD}	- - -	0.79 0.65 0.58	0.86 0.72 0.64	Vdc		
Reverse Recovery Time (Note 7)		t _{rr}	-	30.8	41	ns		
		ta	-	14.6	18			
	(I _S = 3.0 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs)	t _b	-	15.2	20.2			
Reverse Recovery Stored Charge (Note 7)		Q _{RR}	-	0.020	0.03	μC		

MIRROR MOSFET CHARACTERISTICS (T_J = 25° C unless otherwise noted)

Main/Mirror MOSFET Current Ratio Operating in the Saturation Region		I _{RAT}	170 167	200 196	230 225	-
Main/Mirror Current Ratio Variation versus Temperature Operating in the Saturation Region	(V _{DS} = 6.0 Vdc, I _{Dmain} = 5.0 mA, T _A = 25 to 125°C)	I _{ARAT}	170	200	230	-
Main/Mirror MOSFET Current Ratio Operating in the Linear Region		I _{RAT}	166 165	172 171	178 177	-
Main/Mirror Current Ratio Variation versus Temperature Operating in the Linear Region	$(V_{GS} = 3.0 \text{ Vdc}, I_{Dmain} = 1.0 \text{ A}, T_A = -40 \text{ to } +175^{\circ}\text{C})$	I _{ARAT}	166	172	184	-
Main/Mirror MOSFET Current Ratio Operating in the Linear Region		I _{RAT}	150 155	155 161	160 166	-
Main/Mirror Current Ratio Variation versus Temperature Operating in the Linear Region	$(V_{GS} = 5.0 \text{ Vdc}, I_{Dmain} = 1.0 \text{ A}, T_A = -40 \text{ to } +175^{\circ}\text{C})$	I _{ARAT}	150	155	166	-
Main/Mirror MOSFET Current Ratio Operating in the Linear Region	$(V_{GS} = 10 \text{ Vdc}, I_{Dmain} = 1.0 \text{ A})$ $(V_{GS} = 10 \text{ Vdc}, I_{Dmain} = 1.0 \text{ A}, T_A = 175^{\circ}\text{C})$	I _{RAT}	141 148	146 153	155 157	-
Main/Mirror Current Ratio Variation versus Temperature Operating in the Linear Region	$(V_{GS} = 10 \text{ Vdc}, I_{Dmain} = 1.0 \text{ A}, T_{A} = -40 \text{ to } +175^{\circ}\text{C})$	I _{ARAT}	141	146	157	-


MAIN AND SENSE MOSFET ELECTRICAL CHARACTERISTICS (T $_J$ = 25 $^\circ\text{C}$ unless otherwise noted)

Electro–Static Discharge (ESD) Capability	Main FET Sense FET	- -	1800 1800	-	-	V
Charge Device Model (CDM) Capability	Main/Sense FET	-	2000	-	-	V

6. Pulse Test: Pulse Width = $300 \ \mu$ s, Duty Cycle = 2%.

7. Switching characteristics are independent of operating junction temperatures.

TYPICAL ELECTRICAL CHARACTERISTICS



POWER MOSFET SWITCHING

Switching behavior is most easily modeled and predicted by recognizing that the power MOSFET is charge controlled. The lengths of various switching intervals (Δt) are determined by how fast the FET input capacitance can be charged by current from the generator.

The published capacitance data is difficult to use for calculating rise and fall because drain–gate capacitance varies greatly with applied voltage. Accordingly, gate charge data is used. In most cases, a satisfactory estimate of average input current ($I_{G(AV)}$) can be made from a rudimentary analysis of the drive circuit so that

 $t = Q/I_{G(AV)}$

During the rise and fall time interval when switching a resistive load, V_{GS} remains virtually constant at a level known as the plateau voltage, V_{SGP} . Therefore, rise and fall times may be approximated by the following:

 $t_r = Q_2 \ x \ R_G / (V_{GG} - V_{GSP})$

 $t_f = Q_2 \ x \ R_G / V_{GSP}$

where

 V_{GG} = the gate drive voltage, which varies from zero to V_{GG}

 R_G = the gate drive resistance

and Q_2 and V_{GSP} are read from the gate charge curve.


During the turn–on and turn–off delay times, gate current is not constant. The simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an RC network. The equations are:

$$\begin{split} t_{d(on)} &= R_G \; C_{iss} \; In \; [V_{GG}/(V_{GG} - V_{GSP})] \\ t_{d(off)} &= R_G \; C_{iss} \; In \; (V_{GG}/V_{GSP}) \end{split}$$

The capacitance (C_{iss}) is read from the capacitance curve at a voltage corresponding to the off–state condition when calculating $t_{d(on)}$ and is read at a voltage corresponding to the on–state when calculating $t_{d(off)}$.

At high switching speeds, parasitic circuit elements complicate the analysis. The inductance of the MOSFET source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. The voltage is determined by Ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. The MOSFET output capacitance also complicates the mathematics. And finally, MOSFETs have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified.

The resistive switching time variation versus gate resistance (Figure 9) shows how typical switching performance is affected by the parasitic circuit elements. If the parasitics were not present, the slope of the curves would maintain a value of unity regardless of the switching speed. The circuit used to obtain the data is constructed to minimize common inductance in the drain and gate circuit loops and is believed readily achievable with board mounted components. Most power electronic loads are inductive; the data in the figure is taken with a resistive load, which approximates an optimally snubbed inductive load. Power MOSFETs may be safely operated into an inductive load; however, snubbing reduces switching losses.







Figure 7. Capacitance Variation



DRAIN-TO-SOURCE DIODE CHARACTERISTICS

The switching characteristics of a MOSFET body diode are very important in systems using it as a freewheeling or commutating diode. Of particular interest are the reverse recovery characteristics which play a major role in determining switching losses, radiated noise, EMI and RFI.

System switching losses are largely due to the nature of the body diode itself. The body diode is a minority carrier device, therefore it has a finite reverse recovery time, t_{rr} , due to the storage of minority carrier charge, Q_{RR} , as shown in the typical reverse recovery wave form of Figure 14. It is this stored charge that, when cleared from the diode, passes through a potential and defines an energy loss. Obviously, repeatedly forcing the diode through reverse recovery further increases switching losses. Therefore, one would like a diode with short t_{rr} and low Q_{RR} specifications to minimize these losses.

The abruptness of diode reverse recovery effects the amount of radiated noise, voltage spikes, and current ringing. The mechanisms at work are finite irremovable circuit parasitic inductances and capacitances acted upon by high di/dts. The diode's negative di/dt during t_a is directly controlled by the device clearing the stored charge. However, the positive di/dt during t_b is an uncontrollable diode characteristic and is usually the culprit that induces current ringing. Therefore, when comparing diodes, the ratio of t_b/t_a serves as a good indicator of recovery abruptness and thus gives a comparative estimate of probable noise generated. A ratio of 1 is considered ideal and values less than 0.5 are considered snappy.

Compared to ON Semiconductor standard cell density low voltage MOSFETs, high cell density MOSFET diodes are faster (shorter t_{rr}), have less stored charge and a softer reverse recovery characteristic. The softness advantage of the high cell density diode means they can be forced through reverse recovery at a higher di/dt than a standard cell MOSFET diode without increasing the current ringing or the noise generated. In addition, power dissipation incurred from switching the diode will be less due to the shorter recovery time and lower switching losses.




Figure 10. Diode Forward Voltage versus Current


SAFE OPERATING AREA

The Forward Biased Safe Operating Area curves define the maximum simultaneous drain–to–source voltage and drain current that a transistor can handle safely when it is forward biased. Curves are based upon maximum peak junction temperature and a case temperature (T_C) of 25°C. Peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in AN569, "Transient Thermal Resistance – General Data and Its Use."

Switching between the off-state and the on-state may traverse any load line provided neither rated peak current (I_{DM}) nor rated voltage (V_{DSS}) is exceeded, and that the transition time (t_r, t_f) does not exceed 10 µs. In addition the

total power averaged over a complete switching cycle must not exceed $(T_{J(MAX)} - T_C)/(R_{\theta JC})$.

A power MOSFET designated E–FET can be safely used in switching circuits with unclamped inductive loads. For reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. Although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. The energy rating decreases non–linearly with an increase of peak current in avalanche and peak junction temperature.



TYPICAL ELECTRICAL CHARACTERISTICS




Figure 13. FET Thermal Response





Figure 14. Diode Reverse Recovery Waveform

PACKAGE DIMENSIONS



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

HDTMOS is a registered trademarks of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

NOTES

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 (0.006) 2 3.
- PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR 5. PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL
- IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 751-01 THRU 751-06 ARE OBSOLETE. NEW 6 STANDARD IS 751-07.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	7 BSC	0.05	0 BSC	
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
Κ	0.40	1.27	0.016	0.050	
Ν	0 °	8 °	0 ° 8		
Ν	0.25	0.50	0.010	0.020	
s	5.80	6.20	0.228	0.244	

STYLE 19: PIN 1. SOURCE 1

7 DRAIN 1 **MIRROR 1** 8.

GATE 1 2. 3.

SOURCE 2 GATE 2 4. 5. DRAIN 2

MIRROR 2 6.