# S5K437CX (1/4" VGA CMOS Image Sensor)

# **DATA SHEET**

**Revision 1.1** 



## **DOCUMENT TITLE**

1/4" Optical Size  $640 \times 480$  (VGA) 2.8V CMOS Image Sensor

## **REVISION HISTORY**

Revision No.	History	Draft Date	Remark
0.0	Initial Draft	Mar, 01. 2004	
1.0	Changed the operation frequency (30MHz → 24.54MHz).  Added the shutter operation range limit.  Added recommended value for selection of OB_AREA.  Added CHIP pad description.	May, 18. 2004	
1.1	Added AC characteristic timing diagram (include Standby timing diagram)	July, 15. 2004	

## **Table of Contents**

Introduction	2
Features	2
Products	
Block Diagram	
Pixel Array	4
Chip Pad Configuration	
Chip Pad Description	6
Package Pin Configuration (48 CLCC, Test Only)	7
Package Pin Description (48CLCC, Test Only)	8
Maximum Absolute Limit	g
Electrical Characteristics	10
Control Registers	13
Operation Description	
Timing Chart	25
Vertical Timing Diagram	25
48CLCC Package Dimension (Test Only)	29

# **List of Figures**

Figure Number	Title	Page Number
Figure 1. Block Diagram		3
Figure 2. Pixel Array Configuration		4
Figure 3. Pin Configuration		7
Figure 4. WOI definition		18
Figure 5. Bayer Space Sub-Sampling Exar	nples	19
Figure 6. Relative Channel Gain		20
Figure 7. Relative Global Gain		21
Figure 8. Recommended Minimum Global	Gain Control Value	21
Figure 9. Quadrisectional Global Gain Con	trol	22
Figure 10. I <sup>2</sup> C Bus Write Cycle		23
Figure 11. I <sup>2</sup> C Bus Read Cycle		24

#### INTRODUCTION

S5K437CX is a highly integrated single chip CMOS image sensor developed by SAMSUNG with the  $0.35\mu m$  CMOS image sensor process technology. It is designed to implement high-efficient and low-power photo sensor in the imaging application. The sensor has 640 x 480 effective pixels with 1/4 inch optical format. The sensor digitizes the pixel output with the on-chip 10-bit ADC blocks and drastically Fixed Pattern Noise (FPN) with the on-chip CDS. With the interface signals and 10-bit raw data directly connected to the external devices, you can easily set up the camera system. S5K437CX is suitable for low power camera module with 2.8V power supply.

#### **FEATURES**

Process Technology: 0.35μm DPTM CMOS

Optical Size: 1/4 inch

Unit Pixel: 5.6 μm X 5.6 μm

Effective Resolution: 640X480, VGA

Line Progressive Read Out.

10-bit Raw Image Data Output

Programmable Exposure Time

Programmable Gain Control

Auto Dark Level Compensation

Windowing and Panning

Sub-Sampling (2X, 3X, 4X)

Standby-Mode for Power Saving

Maximum 30 Frame per Second

Bad Pixel Replacement

Single Power Supply Voltage: 2.8V

Package Type: 48-CLCC (TEST Only)

#### **PRODUCTS**

Product Code	Power Supply	Backend Process	Description
S5K437CX01	2.8 V	None	Monochrome image sensor
S5K437CX02	2.8 V	On-chip micro lens	High sensitivity monochrome image sensor
S5K437CX03	2.8 V	On-chip color filter and micro lens	RGB color image sensor



#### **BLOCK DIAGRAM**





Figure 1. Block Diagram




#### **PIXEL ARRAY**

(Top view on chip. Displayed image will be flipped.)



**Figure 2. Pixel Array Configuration** 

## **CHIP PAD CONFIGURATION**



## **CHIP PAD DESCRIPTION**

Pin No	I/O	Name	Function
VDDD (18)	Power	Digital power	For logical circuit ( VDD ± 10% )
VSSD (1)	Power	supply	0V (GND)
VDDIO (19,28)	Power	I/O power supply	For I/O circuit ( VDD ± 10% )
VSSIO (29,38)	Power		0V (GND)
VDDA (4,15,27,30)	Power	Analog power supply	For analog circuit ( VDD $\pm$ 10% )
VSSA (2,3,16,17,25,26,31 ,32)	Power		0V (GND)
MCLK (37)	I	Master clock	Master clock pulse input for all timing generators.
RSTN (34)	Ι	Reset	Initializing all the device registers. (Active low)
STBYN (33)	1	Standby	Activating power saving mode. (high = normal operation, low = power saving mode)
DATA0~DATA9 (5~14)	0	Image data output	10-bit image data outputs. When ADC resolution is reduced, the unused lower bits are set to 0.
DCLK (20)	0	Data clock	Image data output synchronizing pulse output.
HSYNC (21)	0	Horizontal sync clock	Horizontal synchronizing pulse or data valid signal output.
VSYNC (22)	0	Vertical sync clock	Vertical synchronizing pulse or line valid signal output.
SCL (36)	Ι	Serial interface clock	I2C serial interface clock input
SDA (35)	I/O	Serial interface data	I2C serial interface data bus (external pull-up resistor required)
TEST1 (23)	ı	Test input 1	Test input signal. Though it can be opened in normal operation (internally pulled down), it is recommended to ground the test pins.
TEST2 (24)	I	Test input 2	Test input signal. Though it can be opened in normal operation (internally pulled down), it is recommended to ground the test pins.



### PACKAGE PIN CONFIGURATION (48 CLCC, TEST ONLY)




Figure 3. Pin Configuration



## PACKAGE PIN DESCRIPTION (48CLCC, TEST ONLY)

Pin No	I/O	Name	Function
VDDD (24)	Power	Digital power supply	For logical circuit ( $V_{DD} \pm 10\%$ )
VSSD (1)	Power		0V (GND)
VDDIO (26,35)	Power	I/O power supply	For I/O circuit ( V <sub>DD</sub> ± 10% )
VSSIO (38,47)	Power		0V (GND)
VDDA (4,21,34,39)	Power	Analog power supply	For analog circuit ( $V_{DD} \pm 10\%$ )
VSSA (2,3,22,23,32,33,40 ,41)	Power		0V (GND)
MCLK (46)	I	Master clock	Master clock pulse input for all timing generators.
RSTN (43)	I	Reset	Initializing all the device registers. (Active low)
STBYN (42)	I	Standby	Activating power saving mode. ( high=normal operation, low=power saving mode )
DATA0~DATA9 (6,9 ~ 16,19)	0	Image data output	10-bit image data outputs. When ADC resolution is reduced, the unused lower bits are set to 0.
DCLK (27)	0	Data clock	Image data output synchronizing pulse output.
HSYNC (28)	0	Horizontal sync clock	Horizontal synchronizing pulse or data valid signal output.
VSYNC (29)	0	Vertical sync clock	Vertical synchronizing pulse or line valid signal output.
SCL (45)	I	Serial interface clock	I2C serial interface clock input
SDA (44)	I/O	Serial interface data	I2C serial interface data bus (external pull-up resistor required)
TEST1 (30)	I	Test input 1	Test input signal. Though it can be opened in normal operation (internally pulled down), it is recommended to ground the test pins.
TEST2 (31)	I	Test input 2	Test input signal. Though it can be opened in normal operation (internally pulled down), it is recommended to ground the test pins.



## **MAXIMUM ABSOLUTE LIMIT**

Characteristic	Symbol	Value	Unit
Operating voltage		-0.3 to 3.8	V
(VDDD, VDDIO, VDDA supply related to VSSD, VSSIO, VSSA, VBBA)	V <sub>DD</sub>		
Input voltage	V <sub>IN</sub>	-0.3 to V <sub>DD</sub> +0.3 (Max. 3.8)	
Operating temperature	T <sub>OPR</sub>	-20 to +60	°C
Storage temperature	T <sub>STG</sub>	-40 to +125(1)	
		-40 to +85(2)	

#### NOTES:

- 1. Storage temperature tolerance for S5K437C(L)X01.
- 2. Storage temperature tolerance for S5K437C(L)X02 and S5K437C(L)X03.



#### **ELECTRICAL CHARACTERISTICS**

### **DC Characteristics**

 $(T_A = -20 \text{ to } +60^{\circ}\text{C}, C_L = 15\text{pF})$ 

Characteristics	Symbol	Conditi	on	Min	Тур	Max	Unit
Operating voltage	$V_{DD}$	VDDD, VDDIO, VI	DDA	2.55	2.8	3.05	V
Input voltage (1)	V <sub>IH</sub>	-		0.8V <sub>DD</sub>	-	-	
	V <sub>IL</sub>	-		0	-	0.2V <sub>DD</sub>	
Input leakage current(2)	I <sub>IL</sub>	$V_{IN} = V_{DD}$ to $V_{SS}$	$V_{IN} = V_{DD}$ to $V_{SS}$		-	10	μΑ
Input leakage current with pull-down(3)	I <sub>ILD</sub>	$V_{IN} = V_{DD}$		10	30	60	
High Level Output voltage (4)	$V_{OH}$	I <sub>OH</sub> = -1μA		V <sub>DD</sub> - 0.05	-	-	V
		I <sub>OH</sub> = -4mA		2.4	-	-	
Low Level Output	V <sub>OL</sub>	I <sub>OL</sub> = 1μA		-	-	0.05	
voltage (5)		I <sub>OL</sub> = 4mA		-	-	0.4	
High-Z output leakage current <sup>(6)</sup>	I <sub>OZ</sub>	$V_{OUT} = V_{DD}$		-	-	10	μА
Supply current	I <sub>STB</sub>	STBYN = Low(Active) All input clocks = Low		-	-	10	μΑ
	I <sub>DD</sub>	f <sub>mclk</sub> = 24.54MHz	V <sub>DD</sub> = 2.8V	-	18	_	mA
		0 lux illumination					

#### NOTES:

- 1. Applied to MCLK, RSTN, STBYN, STRB, SCL, SDA, TEST1, TEST2 pin.
- 2. MCLK, RSTN, STBYN, STRB, SCL, SDA pin
- 3. TEST1, TEST2 pin
- 4. DCLK, HSYNC, VSYNC, DATA0 to DATA9 pin
- 5. DCLK, HSYNC, VSYNC, DATA0 to DATA9, SCL, SDA pin
- 6. SDA pin when in High-Z output state

#### **Imaging Characteristics**

(Light source with 3200K of color temperature and IR cut filter (CM-500S, 1mm thickness) are used. It is recommended that the sensor should operate in compliance to the following typical values. The control registers are set to the default values.  $T_A = 25^{\circ}$ C unless otherwise specified.)

Characteristics	Symbol	Condition	Min	Тур	Max	Unit
Saturation level <sup>(1)</sup>	V <sub>SAT</sub>	S5K437CX	850	900	-	mV
Sensitivity <sup>(2)</sup>	S	S5K437CX01	-	1500	-	mV/
		S5K437CX02	-	4000	-	lux sec
		S5K437CX03	-	1500	-	
Dark level <sup>(3)</sup>	V <sub>DARK</sub>	T <sub>A</sub> = 40°C	-	9	18	mV/sec
		T <sub>A</sub> = 60°C	-	50	100	
Dynamic range <sup>(4)</sup>	DR		-	60	-	dB
Signal to noise ratio <sup>(5)</sup>	S/N		-	40	-	
Dark signal non- uniformity <sup>(6)</sup>	DSNU	T <sub>A</sub> = 60°C	-	-	100	mV/sec
Photo response non- uniformity <sup>(7)</sup>	PRNU		-	4	8	%
Vertical fixed pattern noise <sup>(8)</sup>	VFPN			4	8	%
Horizontal fixed pattern noise <sup>(9)</sup>	HFPN			4	8	%

#### NOTES:

- 1. Minimum output level measured at 100 lux illumination for exposure time 1/30 sec. 7X7 rank filter is applied to the whole pixel area to eliminate the values from defective pixels.
- 2. Average output measured at 25% of saturation level illumination for exposure time 1/30 sec. Green channel output values are used for color version.
- 3. Average output measured at zero illumination without any offset compensation for exposure time 1/30 sec.
- 4. 20 log (saturation level/ dark level rms noise excluding fixed pattern noise). 60dB is limited by 10-bit ADC.
- 5. 20 log (average output level/rms noise excluding fixed pattern noise) at 25% of saturation level illumination for exposure time 1/30 sec.
- 6. Difference between maximum and minimum pixel output levels at zero illumination for exposure time 1/30 sec. 7X7 median filter is applied to the whole pixel area to eliminate the values from defective pixels.
- 7, Difference between maximum and minimum pixel output levels divided by average output level at 25% of saturation level illumination for exposure time 1/30 sec. 7X7 median filter is applied to the whole pixel area to eliminate the values from defective pixels.
- 8. For the column-averaged pixel output values, maximum relative deviation of values from 7-depth median filtered values for neighboring 7 columns at 25% of saturation level illumination for exposure time 1/30 sec.
- For the row-averaged pixel output values, maximum relative deviation of values from 7-depth median filtered values for neighboring 7 columns at 25% of saturation level illumination for exposure time 1/30 sec.




#### **AC Characteristics**

(V<sub>DD</sub> = 2.55V to 3.05V for S5K437CX, Ta = -20 to + 60 °C,  $C_L$  = 50pF)

Characteristic	Symbol	Condition	Min	Тур	Max	Unit
Main input clock frequency	f <sub>MCLK</sub>	Duty = 50%	4 <sup>(1)</sup>	12	24.54 <sup>(3)</sup>	MHz
Data output clock frequency	f <sub>DCLK</sub>	-	2	6	12.27	
Propagation delay time	t <sub>PDMV</sub>	VSYNC output	-	-	20	ns
from main input clock	t <sub>PDMH</sub>	HSYNC output	-	-	20	
	t <sub>PDMD</sub>	DCLK output	-	-	15	
	t <sub>PDMO</sub>	DATA output	-	-	20	
Propagation delay time	t <sub>PDDV</sub>	VSYNC output	-	-	10	
from data output clock	t <sub>PDDH</sub>	HSYNC output	-	-	5	
	t <sub>PDDO</sub>	DATA output	-	-	5	
Reset input pulse width	t <sub>WRST</sub>	RSTN = low (active)	5	-	-	T <sub>MCLK</sub> <sup>(2)</sup>
Standby input pulse width	t <sub>WSTB</sub>	STBYN = low (active)	4	-	-	


#### NOTES:

- 1. 8-bit ADC resolution case. If 10-bit ADC resolution is used, the frequency should be over 12MHz.
- 2. The period time of main input clock, MCLK.



SAMSUNG ELECTRONICS

12



#### I<sup>2</sup>C Serial Interface Characteristics

Characteristic	Symbol	Condition	Min	Тур	Max	Unit
Clock frequency	f <sub>SCK</sub>	-	-	-	400	kHz
Clock high pulse width	t <sub>WH</sub>	SCK	800	-	-	ns
Clock low pulse width	t <sub>WL</sub>	SCK	1000	-	-	
Clock rise/fall time	t <sub>R</sub> /t <sub>F</sub>	SCK, SDA	-	-	300	
Data set-up time	t <sub>DS</sub>	SDA to SCK	300	-	-	
Data hold time	t <sub>DH</sub>	SDA to SCK	1200	-	-	
START condition hold time	t <sub>STH</sub>	-	4			T <sub>MCLK</sub>
STOP condition setup time	t <sub>STS</sub>	-	4	-	-	
STOP to new START gap	t <sub>GSS</sub>	-	8	-	-	
Capacitance for each pin	C <sub>PIN</sub>	SCL, SDA	-	-	4	pF
Capacitive bus load	C <sub>BUS</sub>	SCL, SDA	-	-	200	
Pull-up resistor	R <sub>PU</sub>	SCL, SDA to V <sub>DD</sub>	1.5	-	10	kΩ



## **CONTROL REGISTERS**

Addres s (Hex)	Reset Value	Bits	Mnemonic	Description
00h	02h	[5]	bprm	Bad pixel replacement mode 0b: disabled (default), 1b: enabled
		[4]	Not use	
		[3]	ccsm	Color channel separation mode 0b: not separated (default), 1b: separated
		[2]	shutc	Electronic shutter mode 0b: disabled (default), 1b: enabled
		[1:0]	adcres	ADC resolution 00b: 8-bit, 01b: 9-bit, 10b: 10-bit (default)
01h	10h	[7]	mircv	Vertical mirror control 0b: normal (default), 1b: mirrored
		[6]	mirch	Horizontal mirror control 0b: normal (default), 1b: mirrored
		[5:4]	mcdiv	Main clock divider
				00b: DCLK=MCLK, 01b: DCLK=MCLK÷ 2 (default) 10b: DCLK=MCLK÷ 4, 11b: DCLK=MCLK÷ 8
		[3:2]	subsr	Row subsampling mode
				00b: disabled (default), 01b: 2X, 10b: 3X, 11b: 4X
		[1:0]	subsc	Column subsampling mode
				00b: disabled (default), 01b: 2X, 10b: 3X, 11b: 4X
02h	00h	[0]	wrp_high	Row start point for window of interest
03h	0Eh	[7:0]	wrp_low	wrp[8:0] = 14d(default)
04h	00h	[0]	wcp_high	Column start point for window of interest
05h	0Eh	[7:0]	wcp_low	wcp[8:0] = 14d(default)
06h	01h	[0]	wrd_high	Row depth for window of interest
07h	E0h	[7:0]	wrd_low	wrd[8:0] = 480d(default)
08h	02h	[1:0]	wcw_high	Column width for window of interest
09h	80h	[7:0]	wcw_low	wcw[9:0] = 640d(default)
0Ah	80h	[7:0]		(Factory use only)



Addres s (Hex)	Reset Value	Bits	Mnemonic	Description
0Dh	01h	[4:0]	cintr_high	Row-step integration time in continuous frame capture mode (range is described in operation description)
0Eh	06h	[7:0]	cintr_low	cintr[12:0] = 262d (default)
0Fh	00h	[5:0]	cintc_high	Column-step integration time in continuous frame capture mode (range is described in operation description)
10h	00h	[7:0]	cintc_low	cintc[13:0] = 0d (default)
11h	01h	[7:0]	vswd	VSYNC width
				vswd[7:0] = 1d (default)
12h	00h	[5]	vspolar	VSYNC polarity
				0: active high (default), 1: active low
		[4]	vsdisp	VSYNC display mode
				0: sync mode (default), 1: data valid mode
		[1:0]	vsstrt_high	VSYNC start position vsstrt[9:0] = 0d (default)
13h	00h	[7:0]	vsstrt_low	
14h	00h	[4:0]	vblank_high	Vertical blank depth vblank[12:0] = 45d (default)
15h	2Dh	[7:0]	vblank_low	
16h	20h	[7:0]	hswd	HSYNC width hswd[7:0] = 32d (default)
17h	00h	[5]	hspolar	HSYNC polarity
				0: active high (default), 1: active low
		[4]	hsdisp	HSYNC display mode
				0: sync mode (default), 1: data valid mode
		[1:0]	hsstart_high	HSYNC start position
18h	00h	[7:0]	hsstart_low	hsstrt[9:0] = 0d (default)
19h	00h	[5:0]	hblank_high	Horizontal blank depth
1Ah	8Ch	[7:0]	hblank_low	hblank[13:0] = 140d (default)



Addres s (Hex)	Reset Value	Bits	Mnemonic	Description
1Bh	77h	[3:0]	sgg1	1 <sup>st</sup> quadrisectional global gain
				7d (default)
		[7:4]	sgg2	2 <sup>nd</sup> quadrisectional global gain
				7d (default)
1Ch	77h	[3:0]	sgg3	3 <sup>rd</sup> quadrisectional global gain
				15d (default)
		[7:4]	sgg4	4 <sup>th</sup> quadrisectional global gain
				15d (default)
1Dh	00h	[6:0]	pgcr	Red channel gain
				pgcr[6:0] = 0d (default)
1Eh	00h	[6:0]	pgcg1	Green(Red row) channel gain
				or all channel gain (ccsm = 0)
				pgcg1[6:0] = 0d (default)
1Fh	00h	[6:0]	pgcg2	Green(Blue row) channel gain
				pgcg2[6:0] = 0d (default)
20h	00h	[6:0]	pgcb	Blue channel gain
				pgcb[6:0] = 0d (default)
21h	80h	[7:0]	offsr	Red channel analog offset
				Offsr[7:0] = 128 (default)
22h	80h	[7:0]	offsg1	Green(Red row) channel analog offset
				or all channel offset (ccsm=0)
001-	0.01-	[7.0]	- 55 0	offsg1[7:0] = 128 (default)
23h	80h	[7:0]	offsg2	Green(Blue row) channel analog offset
0.41	001	[7.0]		offsg2[7:0] = 128 (default)
24h	80h	[7:0]	offsb	Blue channel analog offset
051	4.41	10.01		offsb[7:0] = 128 (default)
25h	14h	[6:0]	pthresh	Bad pixel threshold
				pthresh[6:0] = 20d (default)
26h	00h	[7:0]	adcoffs	ADC offset
				adcoffs[7:0] = 0d (default)



Addres s (Hex)	Reset Value	Bits	Mnemonic	Description
27h	0Ch	[5]		(Factory use only)
		[4]	NOT USE	
		[3:0]		(Factory use only)
28h	40h	[7:5]		(Factory use only)
		[4:0]		(Factory use only)
29h	00h	[7:0]		(Factory use only)
2Ah	00h	[7:0]	blank	Blank register for general purpose
2Bh	02h	[7:6]		(Factory use only)
		[5]		(Factory use only)
		[4]		(Factory use only)
		[3]		(Factory use only)
		[2]		(Factory use only)
		[1]		(Factory use only)
		[0]		(Factory use only)
2Ch	00h	[7]	adlc_mod_d	Adlc mode always enable when
				0b: disabled (default), 1b: enabled
		[6]	adlc_mod_c	Adlc mode works when gain value is changed
				0b: disabled (default), 1b: enabled
		[5]	adlc_mod_b	Adlc mode works when shutter value is changed
				0b: disabled (default), 1b: enabled
		[4]	adlc_mod_a	Adlc mode works till adlc length value
				0b: disabled (default), 1b: enabled
		[3:2]	feedback_gain_B	Feedback gain value about ADLC ADLC formula :
				Dnew = A*(OBold + OBnew) + B*Dold
				00b : 0 (default), 01b : 0.5,
				10b : 0.75, 11b : 1
		[1:0]	feedback_gain_A	Feedback gain value about ADLC
				00b : 0 (default), 01b : 0.5,
				10b : 0.25, 11b : 0.125



Addres s (Hex)	Reset Value	Bits	Mnemonic	Description
2Dh	10h	[7]	mckout_en	DCK pad control
				0b : stable value (default), 1b : output enable
		[6]	b2	I/O driver fan-out control register.
		[5]	b1	{b2, b1, b0} = {001} (1/3), {011} (2/3),
		[4]	b0	{111} (3/3)
		[3]	OB_sel	ADLC formura :
				Dnew = A*(OBold + OBnew) + B*Dold
				0b : OBold = OBold (default)
				1b : OBold = OBnew
		[2]	OB_area	OB area selection
				0b : 128 * 8 (default), 1b : 512*2 (recommend)
		[1:0]	adlc_length	ADLC function works only during this value when adlc_mod_a enabled,
				00b : 1 frame, 01b : 2 frames,
				10b : 3 frames, 11b : 4 frames
2Eh	CCh	[7:4]		(Factory use only)
		[3:0]		(Factory use only)
2F	0Ch	[4]	tg_sel	Pixel TG signal selection
				0b: disabled (default), 1b: enabled
		[3:0]		(Factory use only



#### OPERATION DESCRIPTION

#### 1. Output Data Format

#### 1-1. Main Clock Divider

All the data output and sync signals are synchronized to data clock output (**DCLK**). It is generated as the main clock input (**MCLK**) is divided. The dividing ratio is 1, 2, 4, and 8 according to main clock dividing control register (**mcdiv**). For 10-bit ADC and VGA resolution, dividing ratio of more than 2 is required. If ratio of 1 is used, the duty must be within 40% to 60%.

#### 1-2. Synchronous Signal Output

The horizontal sync (**HSYNC**) and vertical sync (**VSYNC**) signals are also available. The sync pulse width, polarity and position are programmable on the control registers (ref. timing chart). When display mode is activated, the sync signal outputs indicate that the output data is valid (**hsdisp** = 1) or the output rows are valid (**vsdisp** = 1).

#### 1-3. Window of Interest Control

Window of Interest (WOI) is defined as the pixel address range to be read out. The WOI can be assigned anywhere on the pixel array. It is composed of four values: row start pointer (**wrp**), column start pointer (**wcp**), row depth(**wrd**) and column width (**wcw**). Each value can be programmed on the control registers. For convenience of color signal processing, **wcp** is truncated to even numbers so that the starting data of each line is on the red and green column of Bayer pattern. Figure 4 illustrates the WOI on the displayed pixel image.




Figure 4. WOI definition

#### 1-4. Vertical Mirror and Horizontal Mirror Mode Control

The pixel data are normally read out from left to right in horizontal direction and from top to bottom in vertical direction. By changing the mirror mode, the read-out sequence can be reversed and the resulting image can be flipped like a mirror image. Pixel data are read out from right to left in horizontal mirror mode and from bottom to top in vertical mirror mode. The horizontal and the vertical mirror mode can be programmed on the Horizontal Mirror Control Register (mircv).

#### 1-5. Sub-sampling Control

The pixel data in sub-sampling rate can be read out in both horizontal and vertical direction. Sub-sampling can be done in four rates: full, 1/2, 1/3 and 1/4. You can control the sub-sampling on the Sub-sampling Control Registers, **subsr** and **subsc**. The sub-sampling is performed only in the Bayer space.






Figure 5. Bayer Space Sub-Sampling Examples

#### 1-6. Line Rate and Frame Rate Control (Virtual Frame)

The line rate and the frame rate vary depending on the size of virtual frame. The virtual frame width and depth are controlled to effective WOI and blank depths. The effective WOI is scaled by the subsampling factors from WOI set by register values. For CDS and ADC function, the virtual column width must be larger than (adcres+1)\*256/(2^mcdiv)+110, where adcres is the ADC resolution control register value. The resulting frame time and line time which are inverse of frame rate and line rate are represented by following equations:

```
1 frame time = { wrd / (subsr+1) + vblank } * (1 line time)
1 line time = { wcw / (subsc+1) + hblank } * (DCLK period)
```

1-7. Continuous Frame Capture Mode(CFCM) Integration Time Control (Electronic Shutter Control)

In CFCM operation, the integration time is controlled by shutter operation. The shutter operation is done when shutter control register (**shutc**) is set to '1'. In shutter operation, the integration time is determined by the Row Step Integration Time Control Register(**cintr**) and Column Step Integration Time Control Register(**cintc**). The resulting integration time is expressed as;

1-8. Single Frame Capture Mode(SFCM) Integration Time Control

To capture a still image, SFCM should be set by Single Frame Capture Enable Register(sfcen). There are two types of integration mode implemented. In the rolling shutter mode (sfcim = 0), the integration time is controlled by SFCM Integration Time Register (sint). The light integration period for each rows progresses with reading rows. The integration time is expressed as:

```
Integration Time = sint * (1 line time)
```

In the mechanical shutter mode (**sfcim = 1**), the integration time for all rows is the period during which the external input signal, **STRB** is active. After **STRB** gets inactivated, the external mechanical shutter should shut off incident light on image sensor, and then, the data readout sequence starts.



#### 2. Analog to Digital Converter (ADC)

The image sensor has an on-chip ADC. Two-channel column parallel ADC scheme is used for separated color channel gain and offset control.

#### 2-1. ADC resolution


The default value of ADC resolution is 10bit and can be changed to 8-bit or 9-bit depending on the ADC Resolution Control Register (adcres). Lowering ADC resolution reduces the required minimum line time. When the number of effective output bits is reduced, upper n-bits of output ports are valid and lower bits always have the value of '0'.


#### 2-2. Correlated Double Sampling (CDS)

The analog output signal of each pixel has some temporal random noise and fixed pattern noise caused by the pixel reset action and the in-pixel amplifier offset deviation respectively. To eliminate those noise components, a correlated double sampling(CDS) circuit should be used before converting the mode to digital. The output signal is sampled twice - one for the reset level and one for the actual signal level sampling.

#### 2-3. Programmable Gain and Offset Control

You can control the gain of individual color channel on the Programmable Gain Control Registers (pgcr, pgcg1, pgcg2, pgcb) and offset on Offset Control Registers (offsr, offsg1, offsg2, offsb). If the Color Channel Separation Mode is disabled (ccsm=0), pgcg1 and offsg1 change the gains and offsets for all channels. As the value increases on the gain control register, the ADC conversion input range decreases and the gain increases as shown in the following equation:





Channel Gain = 128 / (128 — Programmable Gain Control Register Value[6:0])

Figure 6. Relative Channel Gain



#### 2-4. Quadrisectional Global Gain Control

You can control the global gain to change the gain for all color channels on the Global Gain Control Registers (**sgg1**, **sgg2**, **sgg3**, **sgg4**). The global gain control register is composed of four register groups and each register value decides the gain for each quarter section of output code level.

Global Gain = (sgg[3:0]+1)/8




Figure 7. Relative Global Gain

The ADC gain is dependent on **MCLK** frequency (not on **DCLK** frequency) and ADC resolution. The default global gain is set for typical **MCLK** frequency (24.54MHz) and 10-bit ADC. When the frequency and ADC resolution are changed, the global gain should be changed in order that the resulting gain should be maintained over unity to ensure appropriate ADC conversion range.




Figure 8. Recommended Minimum Global Gain Control Value



22

By appropriately programming these four register values, you can acquire different output resolutions depending on the signal and can increase the intra-scene dynamic range by 16 times. In another application, the sectional global gain control can be used as a rough gamma correction with four sectional linear approximation curves as shown in Figure 9.




Figure 9. Quadrisectional Global Gain Control

#### 3. Post Processing

3-1. Auto Dark Level Compensation(ADLC)

The dark level of Image sensor means the average output level without illumination. It includes pixel output caused by leakage current of the photodiodes and ADC offset. To compensate the dark level, the output level of optical black(OB) pixels should be in a good reference value. Auto Dark Level Compensation has 4 operating modes. ADLC mode A only works for (adlc\_length +1) frame time. ADLC mode B only works when the change of shutter values is detected at the start of each frame. ADLC mode C only works when the change of channel gain values is detected at the start of each frame. ADLC mode D works always when this register is set to high. When ADLC mode is activated, the image sensor detects the OB pixel level, optionally 512X2 or 128X8, at the start of the enabled frame, and analog-to-digital conversion range is shifted to compensate the dark level for that frame. So, the resulting output data of that frame will be almost zero under dark state. You can select the dark level which is not zero on the ADC Offset Register (adcoffs). The lower 7-bit value represents the offset value in output code for compensation and the MSB shows whether the offset is positive (adcoffs[7]=0) or negative (adcoffs[7]=1). When not in auto dark level compensation mode, the adcoffs[7:0] act as a output code value to subtract the output image data. Please note that all the 8-bit data are used for an offset value without a sign bit.

The resulting ADLC value is expressed as;

ADLC<sub>current</sub> = 
$$\alpha$$
 \* (OB<sub>old</sub> + OB<sub>new</sub>) +  $\beta$  \* ADLC<sub>old</sub>  
( $\alpha$  is set by register feedback gain A,  $\beta$  is set by register feedback gain B)



#### 3-2. Bad Pixel Replacement

If the Bad Pixel Replacement Register (**bprm**) is disabled, the image sensor checks, with the preset threshold value (**pthresh**), if the image data is less or greater than horizontally neighboring pixels in same color channel. If satisfied, the output of the pixel is replaced by the averaged value of the neighboring two pixels. The detectable defective pixels are rare and the bad pixel replacement action can remove the defective image effectively. But it reduces the line resolution in the horizontal direction.

#### 4. I<sup>2</sup>C Serial Interface

I<sup>2</sup>C is an industry standard serial interface. I<sup>2</sup>C contains a serial two-wire half duplex interface that features bi-directional operation, master or slave mode. The general **SDA** and **SCL** are the bi-directional data and clock pins, respectively. These pins are open-drain type ports and will require a pull-up resistor to VDD. The image sensor operates in the salve mode only and the **SCL** is input only. I<sup>2</sup>C bus interface is composed of following parts: START signal, 7-bit slave device address (0010001b) transmission followed by a read/write bit, an acknowledgement signal from the slave, 8-bit data transfer followed by an acknowledgement signal and STOP signal. The **SDA** bus line may only be changed while **SCL** is low. The data on the **SDA** bus line is valid on the high-to-low transition of **SCL**.




Figure 10. I<sup>2</sup>C Bus Write Cycle






Figure 11. I<sup>2</sup>C Bus Read Cycle




#### **TIMING CHART**


#### **VERTICAL TIMING DIAGRAM**

Continuous Frame Capture Mode


(Default Case)



(Delayed Vertical Sync Case)




(Vertical Data Valid Mode Case) vsdisp = 1




#### **Horizontal Timing Diagram**


(Default Case)




(Delayed Horizontal Sync Case)



(Horizontal Data Valid Mode Case ) hsdisp = 1



## **48CLCC PACKAGE DIMENSION (TEST ONLY)**







#### **NOTES**

#### © 2004 Samsung Electronics

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Samsung Electronics.

Samsung Electronics Co., Ltd. San #24 Nongseo-Ri, Giheung-Eup Yongin-City, Gyeonggi-Do, Korea C.P.O. Box #37, Suwon 449-900 Homepage: www.samsungsemi.com

