## Product Features

- High dynamic range downconverter with integrated LO and IF amplifiers
- Dual channels for diversity
- +30 dBm Input IP3
- +12.5 dBm Input P1dB
- RF: 1900 - 2700 MHz
- IF: $65-300 \mathrm{MHz}$
- +5 V Single supply operation
- Pb-free 6mm 28-pin QFN package
- Low-side LO configuration
- Common footprint with other PCS/cellular versions


## Product Description

The CV211-2A is a dual-channel high-linearity downconverter designed to meet the demanding performance, functionality, and cost goals of current and next generation mobile infrastructure basestations. It provides high dynamic range performance in a low profile surface-mount leadless package that measures $6 \times 6 \mathrm{~mm}$ square.

It is ideally suited for high dynamic range receiver front ends using diversity receive channels. Functionality includes frequency conversion and IF amplification, while an integrated LO driver amplifier powers the passive mixer. The MCM is implemented with reliable and mature GaAs MESFET and InGaP HBT technology.

Typical applications include frequency downconversion used in W-CDMA 3G and WiMax mobile base transceiver stations.

Functional Diagram


## Specifications ${ }^{(1)}$

| Parameters | Units | Min | Typ | Max | Min | Typ | Max | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RF Frequency Range <br> LO Frequency Range <br> IF Frequency Range <br> \% Bandwidth around IF center frequency | MHz <br> MHz <br> MHz <br> \% | $\begin{gathered} 1900-2200 \\ 1600-2135 \\ 65-300 \\ \pm 7.5 \end{gathered}$ |  |  | $\begin{gathered} 2500-2700 \\ 2200-2565 \\ 135-300 \\ \pm 12 \\ \hline \end{gathered}$ |  |  | See note 2 See note 3 |
| IF Test Frequency <br> SSB Conversion Gain <br> Gain Drift over Temp ( -40 to $85^{\circ} \mathrm{C}$ ) <br> Input IP3 <br> Input IP2 <br> Input 1 dB Compression Point <br> Noise Figure <br> LO Input Drive Level <br> LO-RF Isolation <br> LO-IF Isolation <br> Branch-Branch Isolation <br> Return Loss: RF Port <br> Return Loss: LO Port <br> Return Loss: IF Port | MHz <br> dB <br> dB <br> dBm <br> dBm <br> dBm <br> dB <br> dBm <br> dB <br> dB <br> dB <br> dB <br> dB <br> dB | $\begin{gathered} 8 \\ -1.5 \\ +25 \\ +33 \end{gathered}$ | $\begin{gathered} \hline 240 \\ 10 \\ \pm 0.6 \\ +30 \\ +37 \\ +12.5 \\ 11 \\ 0 \\ 12 \\ 26 \\ 44 \\ 15 \\ 18 \\ 14 \end{gathered}$ | 12 $+1.5$ $+2.5$ | $\begin{gathered} 8 \\ -1.5 \\ +17 \\ +33 \end{gathered}$ | $\begin{gathered} \hline 155 \\ 10 \\ \pm 0.6 \\ +22 \\ +37 \\ +7.0 \\ 12 \\ 0 \\ 9 \\ 17 \\ 40 \\ 14 \\ 12 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 12 \\ +1.5 \\ \\ +2.5 \end{gathered}$ | Temp $=25^{\circ} \mathrm{C}$ <br> Referenced to $+25^{\circ} \mathrm{C}$ <br> See note 4 <br> See note 4 <br> See note 4 <br> See note 5 $\begin{aligned} & \mathrm{P}_{\mathrm{LO}}=0 \mathrm{dBm} \\ & \mathrm{P}_{\mathrm{LO}}=0 \mathrm{dBm} \end{aligned}$ |
| Operating Supply Voltage <br> Supply Current <br> Thermal Resistance <br> Junction Temperature | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \\ { }^{\circ} \mathrm{C} \end{gathered}$ | 320 | $\begin{gathered} +5 \\ 380 \end{gathered}$ | $\begin{gathered} 475 \\ 27 \\ 160 \\ \hline \end{gathered}$ | 320 | $\begin{gathered} +5 \\ 380 \end{gathered}$ | $\begin{gathered} 475 \\ 27 \\ 160 \end{gathered}$ | See note 6 |

1. Specifications when using the application specific circuit (shown on page 3) with a low side $\mathrm{LO}=0 \mathrm{dBm}$ and $\mathrm{IF}=240 \mathrm{MHz}$ in a downconverting application at $25^{\circ} \mathrm{C}$.
2. IF matching components affect the center IF frequency. Proper component values for other IF center frequencies than shown can be provided by emailing to applications.engineering @ wj.com.
3. The IF bandwidth of the converter is defined as $15 \%$ around any center frequency in its operating IF frequency range. The bandwidth is determined with external components. Specifications are valid around the total $\pm 7.5 \%$ bandwidth. ie. with a center frequency of 240 MHz , the specifications are valid from $240 \pm 18 \mathrm{MHz}$.
4. Assumes the supply voltage $=+5 \mathrm{~V}$. IIP3 is measured with $\Delta f=1 \mathrm{MHz}$ with $\mathrm{RF}_{\mathrm{in}}=-5 \mathrm{dBm} /$ tone.
5. Assumes LO injection noise is filtered at the thermal noise floor, $-174 \mathrm{dBm} / \mathrm{Hz}$, at the $\mathrm{RF}, \mathrm{IF}$, and Image frequencies.
6. The maximum junction temperature ensures a minimum MTTF rating of 1 million hours of usage.

## Absolute Maximum Rating

| Parameter | Rating |
| :--- | :--- |
| Operating Case Temperature | -40 to $+85{ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -55 to $+150{ }^{\circ} \mathrm{C}$ |
| DC Voltage | +5.5 V |
| Junction Temperature | $+220^{\circ} \mathrm{C}$ |
| Operation of this device above any of these parameters may cause permanent damage. |  |

## Ordering Information

Part No. Description<br>UMTS/WiMax-band Dual-Branch Dwncvtr. (lead-free/RoHS-compliant 6x6mm QFN package) Fully Assembled Eval. Board, IF $=75 \mathrm{MHz}$ Fully Assembled Eval. Board, IF $=240 \mathrm{MHz}$

CV211-2A
The Communications Edge

Device Architecture / Application Circuit Information


Typical 2.1 GHz Downconverter Performance Chain Analysis (Each Branch)

| Stage | Gain (dB) | Input P1dB (dBm) | Input IP3 (dBm) | $\begin{gathered} \mathbf{N F} \\ (\mathbf{d B}) \end{gathered}$ | $\underset{(\mathbf{m A})}{\text { Current }}$ | Cumulative Performance |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Gain <br> (dB) | Input P1dB (dBm) | $\begin{gathered} \text { Input } \\ \text { IP3 } \\ (\mathrm{dBm}) \\ \hline \end{gathered}$ | $\begin{gathered} \mathbf{N F} \\ (\mathbf{d B}) \end{gathered}$ |
| LO Amp / MMIC Mixer | -8.7 | 20 | 35 | 9.0 | 80 | -8.7 | 20.0 | 35 | , |
| IF Amplifier | 18.7 | 4.6 | 23 | 2.1 | 150 | 10.0 | 12.5 | 30 | 11 |
| CV211-2A |  | ati | rm |  | 380* | 10.0 | 12.5 | 30 | 11 |

* The $2^{\text {nd }}$ branch includes another mixer and IF amplifier, which increases the total current consumption of the MCM to be 380 mA .


IF Amplifier Matching

| Frequency (MHz) | $\mathbf{4 0}$ | $\mathbf{5 0}$ | $\mathbf{7 5}$ | $\mathbf{1 0 0}$ | $\mathbf{1 2 5}$ | $\mathbf{1 3 0}$ | $\mathbf{1 5 5}$ | $\mathbf{1 8 0}$ | $\mathbf{2 1 0}$ | $\mathbf{2 4 0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{L 7}(\mathbf{n H})$ | 470 | 430 | 150 | 150 | 120 | 120 | 100 | 82 | 82 | 56 |
| $\mathbf{C 1 7}(\mathbf{p F})$ | 24 | 15 | 22 | 10 | 8.2 | 6.8 | 5.6 | 4.7 | 3.3 | 3.9 |
| R8 $(\mathbf{o h m s})$ | 4.7 | 4.7 | 3.3 | 2.2 | 2.2 | 2.2 | 2.2 | 2.2 | 2.2 | 2.2 |
| $\mathbf{L 4}(\mathbf{n H})$ | 470 | 240 | 330 | 330 | 330 | 330 | 330 | 330 | 220 | 220 |

CV211-2A: The application circuit can be broken up into three main functions as denoted in the colored dotted areas above: RF/IF diplexing (blue), IF amplifier matching (green), and dc biasing (purple). There are various placeholders for chip components in the circuit schematic so that a common PCB can be used for all WJ dual-branch converters. Further details are given in the Application Note located on the website titled "CV2xx Series - PWB Design Guidelines".

WiMax Operation: There is no change to the application circuit for 2.5 GHz to 2.7 GHz operation.

External Diplexer: This is only used with the cellular-band CV products. The mixer performs the diplexing internally for the CV211-2A; therefore the components shown in the diplexer section should be not be loaded except for L3, L10, L7, and L11, which should contain a $0 \Omega$ jumper.

IF Amplifier Matching: The IF amplifier requires matching elements to optimize the performance of the amplifier to the desired IF center frequency. Since IF bandwidths are typically on the order of 5 to $10 \%$, a simple two element matching network, in the form of either a high-pass or low-pass filter structure, is sufficient to match the MMIC IF amplifier over these narrow bandwidths.

DC biasing: DC bias must be provided for the LO and IF amplifiers in the converter. R1 sets the operating current for the last stage of the LO amplifier and is chosen to optimize the mixer LO drive level. Proper RF chokes and bypass capacitors are chosen for proper amplifier biasing at the intended frequency of operation. The " +5 V " dc bias should be supplied directly from a voltage regulator.

## Application Circuit: IF = 75 MHz (CV211-2APCB75) <br> RF = $1900-2700 \mathrm{MHz}, \mathrm{IF}=75 \mathrm{MHz}$




Circuit Board Material: .014" FR-4, 4 layers, .062" total thickness

| Bill of Materials |  |  |
| :--- | :--- | :--- |
|  | Component | Size |
| Ref. Desig. | $11.3 \Omega$ chip resistor | 0805 |
| R2, R3, R4, L3, L7 <br> L10, L11 | $0 \Omega$ chip resistor | 0603 |
| R6, R7 | $3.3 \Omega$ chip resistor | 0603 |
| C1, C5, C10, C15 | 1000 pF chip capacitor | 0603 |
| C4, C11 | 22 pF chip capacitor | 0603 |
| C6, C12, C14 | $.018 \mu$ F chip capacitor | 0603 |
| C7, C13 | 100 pF chip capacitor | 0603 |
| L1 | 120 nH chip inductor | 0603 |
| L4, L8 | 150 nH chip inductor | 0603 |
| L5, L9 | 220 nH chip inductor | 0805 |
| C2, C3, C8, C9, C16 <br> C17, C19, C20, C21 <br> C22, L2, L6 | Shown on silkscreen, but <br> not used in actual circuit. |  |
| U1 | CV211-2A WJ Converter | QFN |

## CV211-2APCB75 Application Circuit Performance Plots




$\begin{array}{lllllll}1900 & 1950 & 2000 & 2050 & 2100 & 2150 & 2000\end{array}$
RFFrequency (M-z)



$\begin{array}{lllllll}1900 & 1950 & 2000 & 2050 & 2100 & 2150 & 2200\end{array}$
RFFrequency (M-z)
Input IP3 vs RF Frequency


$$
\begin{array}{lllllll}
1900 & 1950 & 2000 & 2050 & 2100 & 2150 & 2200
\end{array}
$$

RFFrequency (M-z)


PFFrequency (M-k)


$\begin{array}{lllllll}1900 & 1950 & 2000 & 2050 & 2100 & 2150 & 2200\end{array}$
RF Frequency (M-k)
Input IP2 vs PF Frequency $25^{\circ} \mathrm{C}, \mathrm{LO}=0 \mathrm{dBm}, \mathrm{IF}=75 \mathrm{M} \mathrm{k}$, low-side LO


RF Frequency ( $\mathbf{M} / \mathbf{z}$ )

CV211-2APCB75 Application Circuit Performance Plots (cont'd)








Application Circuit: IF = 240 MHz (CV211-2APCB240)
RF = $1900 \mathbf{- 2 7 0 0} \mathbf{M H z}, ~ I F=240 \mathrm{MHz}$



Circuit Board Material: .014" FR-4, 4 layers, .062" total thickness

| Bill of Materials |  |  |
| :--- | :--- | :--- |
| Ref. Desig. | Component | Size |
| R1 | $11.3 \Omega$ chip resistor | 0805 |
| R2, R3, R4, L3, L7 <br> L10, L11 | $0 \Omega$ chip resistor | 0603 |
| R6, R7 | $2.2 \Omega$ chip resistor | 0603 |
| C1, C5, C10, C15 | 1000 pF chip capacitor | 0603 |
| C4, C11 | 3.9 pF chip capacitor | 0603 |
| C6, C12, C14 | $.018 \mu$ F chip capacitor | 0603 |
| C7, C13 | 100 pF chip capacitor | 0603 |
| L1 | 120 nH chip inductor | 0603 |
| L4, L8 | 56 nH chip inductor | 0603 |
| L5, L9 | 220 nH chip inductor | 0805 |
| C2, C3, C8, C9, C16 <br> C17, C19, C20, C21 <br> C22, L2, L6 | Shown on silkscreen, but <br> not used in actual circuit. |  |
| U1 | CV211-2A WJ Converter | QFN |

## CV211-2APCB240 Application Circuit Performance Plots



CV211-2APCB240 Application Circuit Performance Plots (cont'd)






Input PIdB vs Temperature


## CV211-2AF Mechanical Information

This package is lead-free/RoHS-compliant. It is compatible with both lead-free (maximum $260^{\circ} \mathrm{C}$ reflow temperature) and leaded (maximum $245^{\circ} \mathrm{C}$ reflow temperature) soldering processes. The plating material on the pins is annealed matte tin over copper.


Mounting Configuration / Land Pattern


## Product Marking

The component will be lasermarked with a "CV211-2AF" product label with an alphanumeric lot code on the top surface of the package.

Tape and reel specifications for this part will be located on the website in the "Application Notes" section.

## ESD / MSL Information <br> Caution! ESD sensitive device.

ESD Rating:
Class 1B
Value:
Passes $\geqslant 500 \mathrm{~V}$ to $<1000 \mathrm{~V}$
Test:
Human Body Model (HBM)
JEDEC Standard JESD22-A114
ESD Rating: Class III

| Value: | Passes $\geqslant 500 \mathrm{~V}$ to $<1000 \mathrm{~V}$ |
| :--- | :--- |
| Test: | Charged Device Model (CDM) |
| Standard: | JEDEC Standard JESD22-C101 |

MSL Rating: Level 2 at $+260^{\circ} \mathrm{C}$ convection reflow Standard: JEDEC Standard J-STD-020

Functional Pin Layout

| Pin | Function | Pin | Function |
| :---: | :---: | :---: | :---: |
| 1 | Channel 1 Mixer <br> RF Input | 15 | N/C or GND |
| 2 | GND | 16 | GND |
| 3 | LO Amp Bias | 17 | LO input |
| 4 | GND | 18 | GND |
| 5 | N/C or GND | 19 | N/C or GND |
| 6 | GND | 20 | GND |
| 7 | Channel 2 Mixer <br> / RF Input | 21 | +5 V |
| 8 | GND | 22 | GND |
| 9 | Channel 2 Mixer <br> / IF Output | 23 | Channel 1 <br> IF Amp Output / <br> Bias |
| 10 | GND | 24 | GND |
| 11 | Channel 2 <br> IF Amp Input | 25 | Channel 1 <br> IF Amp Input |
| 12 | GND <br> GND |  |  |
| 13 | Channel 2 <br> IF Amp <br> Output / Bias | 26 | Channel 1 <br> Mixer <br> IF Output |
| 14 | GND | 28 | GND |

