

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

March 2007

Rev 2.0.0

GENERAL DESCRIPTION

The XRT94L33 is a highly integrated SONET/SDH terminator designed for E3/DS3/STS-1 mapping/de-mapping functions from either the STS-3 or STM-1 data stream. The XRT94L33 interfaces directly to the optical transceiver

The XRT94L33 processes the section, line and path overhead in the SONET/SDH data stream and also performs ATM and PPP PHY-layer processing. The processing of path overhead bytes within the STS-1s or TUG-3s includes 64 bytes for storing the J1 bytes. Path overhead bytes can be accessed through the microprocessor interface or via serial interface.

The XRT94L33 uses the internal E3/DS3 De-Synchronizer circuit with an internal pointer leak algorithm for clock smoothing as well as to remove the jitter due to mapping and pointer movements. These De-Synchronizer circuits do not need any external clock reference for its operation.

The SONET/SDH transmit blocks allow flexible insertion of TOH and POH bytes through both Hardware and Software. Individual POH bytes for the transmitted SONET/SDH signal are mapped either from the XRT94L33 memory map or from external interface. A1, A2 framing pattern, C1 byte and H1, H2 pointer byte are generated.

The SONET/SDH receive blocks receive SONET STS-3 signal or SDH STM-1 signal and perform the necessary transport and path overhead processing.

The XRT94L33 provides a line side APS (Automatic Protection Switching) interface by offering redundant receive serial interface to be switched at the frame boundary.

The XRT94L33 provides 3 Mappers for performing STS-1/VC-3 to STS-1/DS3/E3 mapping function, one for each STS-1/DS3/E3 framers.

A PRBS test pattern generation and detection is implemented to measure the bit-error performance.

A general-purpose microprocessor interface is included for control, configuration and monitoring.

APPLICATIONS


- Network switches
- Add/Drop Multiplexer
- W-DCS Digital Cross Connect Systems

FEATURES

- Provides DS3/ E3 mapping/de-mapping for up to 3 tributaries through SONET STS-1 or SDH AU-3 and/or TUG-3/AU-4 containers
- Generates and terminates SONET/SDH section, line and path layers
- Integrated SERDES with Clock Recovery Circuit
- Provides SONET frame scrambling and descrambling
- Integrated Clock Synthesizer that generates 155 MHz and 77.76 MHz clock from an external 12.96/19.44/77.76 MHz reference clock
- Integrated 3 E3/DS3/STS-1 De-Synchronizer circuit that de-jitter gapped clock to meet 0.05UIpp jitter requirements
- Access to Line or Section DCC
- Level 2 Performance Monitoring for E3 and DS3
- Supports mixing of STS-1E and DS3 or E3 and DS3 tributaries
- UTOPIA Level 2 interface for ATM or level 2P for Packets
- E3 and DS3 framers for both Transmit and Receive directions
- Complete Transport/Section Overhead Processing and generation per Telcordia and ITU standards
- Single PHY and Multi-PHY operations supported
- Full line APS support for redundancy applications
- Loopback support for both SONET/SDH as well as E3/DS3/STS-1
- Boundary scan capability with JTAG IEEE 1149
- 8-bit microprocessor interface
- 3.3 V ± 5% Power Supply; 5 V input signal tolerance
- -40°C to +85°C Operating Temperature Range

Available in a 504 Ball TBGA package

Block Diagram of the XRT94L33



ORDERING INFORMATION

| PART NUMBER | PACKAGE TYPE | OPERATING TEMPERATURE RANGE |
|-------------|-----------------------|-----------------------------|
| XRT94L33IB | 27 x 27 504 Lead TBGA | -40°C to +85°C |

1.0 XRT94L33 REGISTERS FOR SONET ATM/PPP APPLICATIONS

1.1 THE OVERALL REGISTER MAP WITHIN THE XRT94L33

The XRT94L33 employs a direct Addressing Scheme. The Address Locations for each of the “Register Groups” (or Register pages) is presented in the Table below.

Table 1: The Address Register Map for the XRT94L33

| ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUE |
|--|-------------------------------------|---------------|
| OPERATION CONTROL BLOCK REGISTERS | | |
| 0x0000 – 0x00FF | Reserved | |
| 0x0100 | Operation Control Register – Byte 3 | 0x00 |
| 0x0101 | Operation Control Register – Byte 2 | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|-----------------|---|------|
| 0x0102 | Reserved | 0x00 |
| 0x0103 | Operation Control Register – Byte 0 | 0x00 |
| 0x0104 | Operation Status Register – Byte 3 (Device ID) | 0xE3 |
| 0x0105 | Operation Status Register – Byte 2 (Revision ID) | 0x01 |
| 0x0106 – 0x010A | Reserved | 0x00 |
| 0x010B | Operation Interrupt Status Register – Byte 0 | 0x00 |
| 0x010C – 0x010E | Reserved | 0x00 |
| 0x010F | Operation Interrupt Enable Register – Byte 0 | 0x00 |
| 0x0110 – 0x0111 | Reserved | 0x00 |
| 0x0112 | Operation Block Interrupt Status Register – Byte 1 | 0x00 |
| 0x0113 | Operation Block Interrupt Status Register – Byte 0 | 0x00 |
| 0x0114 – 0x0115 | Reserved | 0x00 |
| 0x0116 | Operation Block Interrupt Enable Register – Byte 1 | 0x00 |
| 0x0117 | Operation Block Interrupt Enable Register – Byte 0 | 0x00 |
| 0x0118 – 0x0119 | Reserved | 0x00 |
| 0x011A | Reserved | 0x00 |
| 0x011B | Mode Control Register – Byte 0 | 0x00 |
| 0x011C – 0x011E | Reserved | 0x00 |
| 0x011F | Loop-back Control Register – Byte 0 | 0x00 |
| 0x0120 | Channel Interrupt Indicator – Receive SONET POH Processor Block | 0x00 |
| 0x0121 | Reserved | 0x00 |
| 0x0122 | Channel Interrupt Indicator – DS3/E3 framer Block | 0x00 |
| 0x0123 | Channel Interrupt Indicator – Receive STS-1 POH Processor Block | 0x00 |
| 0x0124 | Channel Interrupt Indicator – Receive STS-1 TOH Processor Block | 0x00 |
| 0x0125 | Reserved | 0x00 |
| 0x0126 | Channel Interrupt Indicator – STS-1/DS3/E3 Mapper Block | 0x00 |
| 0x0127 | Reserved | 0x00 |
| 0x0128 | Reserved | 0x00 |
| 0x0129 | Reserved | 0x00 |
| 0x012A – 0x012F | Reserved | 0x00 |
| 0x0130 | Reserved | 0x11 |
| 0x0131 | Reserved | 0x00 |
| 0x0132 | Interface Control Register – Byte 1 | 0x00 |

| | | |
|-----------------|---|------|
| 0x0133 | Interface Control Register – Byte 0 | 0x00 |
| 0x0134 | STS-3/STM-1 Telecom Bus Control Register – Byte 3 | 0x00 |
| 0x0135 | STS-3/STM-1 Telecom Bus Control Register – Byte 2 | 0x00 |
| 0x0136 | Reserved | 0x00 |
| 0x0137 | STS-3/STM-1 Telecom Bus Control Register – Byte 0 | 0x00 |
| 0x0138 | Reserved | 0x00 |
| 0x0139 | Interface Control Register – Byte 2 – STS-3 Telecom Bus 2 | 0x00 |
| 0x013A | Interface Control Register – Byte 1 – STS-3 Telecom Bus 1 | 0x00 |
| 0x013B | Interface Control Register – Byte 0 – STS-3 Telecom Bus 0 | 0x00 |
| 0x013C | Interface Control Register – STS-1 Telecom Bus Interrupt Register | 0x00 |
| 0x013D | Interface Control Register – STS-1 Telecom Bus Interrupt Status Register | 0x00 |
| 0x013E | Interface Control Register – STS-1 Telecom Bus Interrupt Register # 2 | 0x00 |
| 0x013F | Interface Control Register – STS-1 Telecom Bus Interrupt Enable Register | 0x00 |
| 0x0140 – 0x0146 | Reserved | 0x00 |
| 0x0147 | Operation General Purpose Input/Output Register | 0x00 |
| 0x0148 – 0x0149 | Reserved | 0x00 |
| 0x014A | Reserved | 0x00 |
| 0x014B | Operation General Purpose Input/Output Direction Register – Byte 0 | 0x00 |
| 0x014C – 0x014E | Reserved | 0x00 |
| 0x014F | Reserved | 0x00 |
| 0x0150 | Operation Output Control Register – Byte 1 | 0x00 |
| 0x0151 – 0x0152 | Reserved | 0x00 |
| 0x0153 | Operation Output Control Register – Byte 0 | 0x00 |
| 0x0154 | Operation Slow Speed Port Control Register – Byte 1 | 0x00 |
| 0x0155 – 0x0156 | Reserved | 0x00 |
| 0x0157 | Operation Slow Speed Port Control Register – Byte 0 | 0x00 |
| 0x0158 | Operation – DS3/E3/STS-1 Clock Frequency Out of Range Detection – Direction Register | 0x00 |
| 0x0159 | Reserved | 0x00 |
| 0x015A | Operation – DS3/E3/STS-1 Clock Frequency – DS3 Out of Range Detection Threshold Register | 0x00 |
| 0x015B | Operation – DS3/E3/STS-1 Clock Frequency – STS-1/E3 Out of Range Detection Threshold Register | 0x00 |
| 0x015C | Reserved | 0x00 |
| 0x015D | Operation – DS3/E3/STS-1 Frequency Out of Range Interrupt Enable Register | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|--|--|------|
| | – Byte 0 | |
| 0x015E | Reserved | 0x00 |
| 0x015F | Operation – DS3/E3/STS-1 Frequency Out of Range Interrupt Status Register – Byte 0 | 0x00 |
| 0x0160 – 0x017F | Reserved | 0x00 |
| 0x0180 | APS Mapping Register | 0x00 |
| 0x0181 | APS Control Register | 0x00 |
| 0x0182 – 0x0193 | Reserved | 0x00 |
| 0x0194 | APS Status Register | 0x00 |
| 0x0195 | Reserved | 0x00 |
| 0x0196 | APS Status Register | 0x00 |
| 0x0197 | APS Status Register | 0x00 |
| 0x0198 | APS Interrupt Register | 0x00 |
| 0x0199 | Reserved | 0x00 |
| 0x019A | APS Interrupt Register | 0x00 |
| 0x019B | APS Interrupt Register | 0x00 |
| 0x019C | APS Interrupt Register | 0x00 |
| 0x019D | Reserved | 0x00 |
| 0x019E | APS Interrupt Enable Register | 0x00 |
| 0x019F | APS Interrupt Enable Register | 0x00 |
| 0x01A0 – 0x01FF | Reserved | 0x00 |
| LINE INTERFACE CONTROL REGISTERS | | |
| 0x0302 | Receive Line Interface Control Register – Byte 1 | 0x00 |
| 0x0303 | Receive Line Interface Control Register – Byte 0 | 0x00 |
| 0x0304 – 0x0306 | Reserved | 0x00 |
| 0x0307 | Receive Line Status Register | 0x00 |
| 0x0308 -0x030A | Reserved | 0x00 |
| 0x030B | Receive Line Interrupt Register | 0x00 |
| 0x030C – 0x030E | Reserved | 0x00 |
| 0x030F | Receive Line Interrupt Enable Register | 0x00 |
| 0x0310 – 0x0382 | Reserved | 0x00 |
| 0x0383 | Transmit Line Interface Control Register | 0x00 |
| RECEIVE/TRANSMIT UTOPIA INTERFACE REGISTERS | | |
| 0x0384 – 0x0502 | Reserved | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|--|--|------|
| 0x0503 | Receive UTOPIA Control Register – Byte 0 | 0x8F |
| 0x0504 – 0x0512 | Reserved | 0x00 |
| 0x0513 | Receive UTOPIA Port Address | 0x00 |
| 0x0514 – 0x0516 | Reserved | 0x00 |
| 0x0517 | Receive UTOPIA Port Number | 0x00 |
| 0x0518 – 0x0582 | Reserved | 0x00 |
| 0x0583 | Transmit UTOPIA Control Register – Byte 0 | 0x8F |
| 0x0584 – 0x0592 | Reserved | 0x00 |
| 0x0593 | Transmit UTOPIA Port Address | 0x00 |
| 0x0594 – 0x0596 | Reserved | 0x00 |
| 0x0597 | Transmit UTOPIA Port Number | 0x00 |
| 0x0598 – 0x1102 | Reserved | 0x00 |
| RECEIVE STS-3 TOH PROCESSOR BLOCK CONTROL REGISTERS | | |
| 0x1103 | Receive STS-3 Transport Control Register – Byte 0 | 0x00 |
| 0x1104 – 0x1105 | Reserved | 0x00 |
| 0x1106 | Receive STS-3 Transport Status Register – Byte 1 | 0x00 |
| 0x1107 | Receive STS-3 Transport Status Register – Byte 0 | 0x02 |
| 0x1108 | Reserved | 0x00 |
| 0x1109 | Receive STS-3 Transport Interrupt Status Register – Byte 2 | 0x00 |
| 0x110A | Receive STS-3 Transport Interrupt Status Register – Byte 1 | 0x00 |
| 0x110B | Receive STS-3 Transport Interrupt Status Register – Byte 0 | 0x00 |
| 0x110C | Reserved | 0x00 |
| 0x110D | Receive STS-3 Transport Interrupt Enable Register – Byte 2 | 0x00 |
| 0x110E | Receive STS-3 Transport Interrupt Enable Register – Byte 1 | 0x00 |
| 0x110F | Receive STS-3 Transport Interrupt Enable Register – Byte 0 | 0x00 |
| 0x1110 | Receive STS-3 Transport B1 Error Count – Byte 3 | 0x00 |
| 0x1111 | Receive STS-3 Transport B1 Error Count – Byte 2 | 0x00 |
| 0x1112 | Receive STS-3 Transport B1 Error Count – Byte 1 | 0x00 |
| 0x1113 | Receive STS-3 Transport B1 Error Count – Byte 0 | 0x00 |
| 0x1114 | Receive STS-3 Transport B2 Error Count – Byte 3 | 0x00 |
| 0x1115 | Receive STS-3 Transport B2 Error Count – Byte 2 | 0x00 |
| 0x1116 | Receive STS-3 Transport B2 Error Count – Byte 1 | 0x00 |
| 0x1117 | Receive STS-3 Transport B2 Error Count – Byte 0 | 0x00 |

| | | |
|------------------|--|------|
| 0x1118 | Receive STS-3 Transport REI-L Error Count – Byte 3 | 0x00 |
| 0x1119 | Receive STS-3 Transport REI-L Error Count – Byte 2 | 0x00 |
| 0x111A | Receive STS-3 Transport REI-L Error Count – Byte 1 | 0x00 |
| 0x111B | Receive STS-3 Transport REI-L Error Count – Byte 0 | 0x00 |
| 0x111C | Reserved | 0x00 |
| 0x111D - 0 x111E | Reserved | 0x00 |
| 0x111F | Receive STS-3 Transport K1 Byte Value | 0x00 |
| 0x1120 – 0x1122 | Reserved | 0x00 |
| 0x1123 | Receive STS-3 Transport K2 Byte Value | 0x00 |
| 0x1124 – 0x1126 | Reserved | 0x00 |
| 0x1127 | Receive STS-3 Transport S1 Byte Value | 0x00 |
| 0x1128 – 0x112A | Reserved | 0x00 |
| 0x112B | Receive STS-3 Transport – In-Sync Threshold Value | 0x00 |
| 0x112C, 0x112D | Reserved | 0x00 |
| 0x112E | Receive STS-3 Transport – LOS Threshold Value – MSB | 0xFF |
| 0x112F | Receive STS-3 Transport – LOS Threshold Value – LSB | 0xFF |
| 0x1130 | Reserved | 0x00 |
| 0x1131 | Receive STS-3 Transport – SF Set Monitor Interval – Byte 2 | 0x00 |
| 0x1132 | Receive STS-3 Transport – SF Set Monitor Interval – Byte 1 | 0x00 |
| 0x1133 | Receive STS-3 Transport – SF Set Monitor Interval – Byte 0 | 0x00 |
| 0x1134 – 0x1135 | Reserved | 0x00 |
| 0x1136 | Receive STS-3 Transport – SF Set Threshold – Byte 1 | 0x00 |
| 0x1137 | Receive STS-3 Transport – SF Set Threshold – Byte 0 | 0x00 |
| 0x1138, 0x1139 | Reserved | 0x00 |
| 0x113A | Receive STS-3 Transport – SF Clear Threshold – Byte 1 | 0x00 |
| 0x113B | Receive STS-3 Transport – SF Clear Threshold – Byte 0 | 0x00 |
| 0x113C | Reserved | 0x00 |
| 0x113D | Receive STS-3 Transport – SD Set Monitor Interval – Byte 2 | 0x00 |
| 0x113E | Receive STS-3 Transport – SD Set Monitor Interval – Byte 1 | 0x00 |
| 0x113F | Receive STS-3 Transport – SD Set Monitor Interval – Byte 0 | 0x00 |
| 0x1140, 0x1141 | Reserved | 0x00 |
| 0x1142 | Receive STS-3 Transport – SD Set Threshold – Byte 1 | 0x00 |
| 0x1143 | Receive STS-3 Transport – SD Set Threshold – Byte 0 | 0x00 |

| | | |
|-----------------|--|-------|
| 0x1144, 0x1145 | Reserved | 0x00 |
| 0x1146 | Receive STS-3 Transport – SD Clear Threshold – Byte 1 | 0x00 |
| 0x1147 | Receive STS-3 Transport – SD Clear Threshold – Byte 0 | 0x00 |
| 0x1148 – 0x114A | Reserved | 0x00 |
| 0x114B | Receive STS-3 Transport – Force SEF Condition | 0x00 |
| 0x114C, 0x114E | Reserved | 0x00 |
| 0x114F | Receive STS-3 Transport – Receive J0 Trace Buffer Control | 0x00 |
| 0x1150, 0x1151 | Reserved | 0x00 |
| 0x1152 | Receive STS-3 Transport – SD Burst Error Count Tolerance – Byte 1 | 0x00 |
| 0x1153 | Receive STS-3 Transport – SD Burst Error Count Tolerance – Byte 0 | 0x00 |
| 0x1154, 0x1155 | Reserved | 0x00 |
| 0x1156 | Receive STS-3 Transport – SF Burst Error Count Tolerance – Byte 1 | 0x00 |
| 0x1157 | Receive STS-3 Transport – SF Burst Error Count Tolerance – Byte 0 | 0x00 |
| 0x1158 | Reserved | 0x00 |
| 0x1159 | Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 2 | 0xFF |
| 0x115A | Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 1 | 0xFF |
| 0x115B | Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 0 | 0xFF |
| 0x115C | Reserved | 0x00 |
| 0x115D | Receive STS-3 Transport – Receive SF Clear Monitor Interval – Byte 2 | 0xFF |
| 0x115E | Receive STS-3 Transport – Receive SF Clear Monitor Interval – Byte 1 | 0xFF |
| 0x115F | Receive STS-3 Transport – Receive SF Clear Monitor – Byte 0 | 0xFF |
| 0x1160 – 0x1162 | Reserved | 0x00 |
| 0x1163 | Receive STS-3 Transport – Auto AIS Control Register | 0x00 |
| 0x1164 – 0x1166 | Reserved | 0x00 |
| 0x1167 | Receive STS-3 Transport – Serial Port Control Register | 0x00 |
| 0x1168 – 0x116A | Reserved | 0x00 |
| 0x116B | Receive STS-3 Transport – Auto AIS (in Downstream STS-1s) Control Register | 0x000 |
| 0x116C – 0x1179 | Reserved | 0x00 |
| 0x117A | Receive STS-3 Transport – TOH Capture Indirect Address | 0x00 |
| 0x117B | Receive STS-3 Transport – TOH Capture Indirect Address | 0x00 |
| 0x117C | Receive STS-3 Transport – TOH Capture Indirect Data | 0x00 |
| 0x117D | Receive STS-3 Transport – TOH Capture Indirect Data | 0x00 |
| 0x117E | Receive STS-3 Transport – TOH Capture Indirect Data | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|--|---|------|
| 0x117F | Receive STS-3 Transport – TOH Capture Indirect Data | 0x00 |
| 0x1180 – 0x11FF | Reserved | 0x00 |
| RECEIVE STS-3/STM-1 TOH PROCESSOR BLOCK – RECEIVE J0 (SECTION) TRACE MESSAGE BUFFER | | |
| 0x1300 – 0x133F | Receive STS-3/STM-1 TOH Processor Block – Receive J0 (Section) Trace Message Buffer – Expected and Received | 0x00 |
| 0x1340 – 0x13FF | Reserved | 0x00 |
| TRANSMIT STS-3 TOH PROCESSOR BLOCK CONTROL REGISTERS | | |
| 0x1800 – 0x1901 | Reserved | 0x00 |
| 0x1902 | Transmit STS-3 Transport – SONET Transmit Control Register – Byte 1 | 0x00 |
| 0x1903 | Transmit STS-1 Transport – SONET Transmit Control Register – Byte 0 | 0x00 |
| 0x1904 – 0x1915 | Reserved | 0x00 |
| 0x1916 | Reserved | 0x00 |
| 0x1917 | Transmit STS-3 Transport – Transmit A1 Error Mask – Low Register – Byte 0 | 0x00 |
| 0x1918 – 0x191D | Reserved | 0x00 |
| 0x191E | Reserved | 0x00 |
| 0x191F | Transmit STS-3 Transport – Transmit A2 Error Mask – Low Register – Byte 0 | 0x00 |
| 0x1920 – 0x1921 | Reserved | 0x00 |
| 0x1923 | Transmit STS-3 Transport – B1 Byte Error Mask Register | 0x00 |
| 0x1924 – 0x1925 | Reserved | 0x00 |
| 0x1926 | Reserved | 0x00 |
| 0x1927 | Transmit STS-3 Transport – Transmit B2 Byte Error Mask Register – Byte 0 | 0x00 |
| 0x1928 – 0x192A | Reserved | 0x00 |
| 0x192B | Transmit STS-3 Transport – Transmit B2 Bit Error Mask Register – Byte 0 | 0x00 |
| 0x192C – 0x192D | Reserved | 0x00 |
| 0x192E | Transmit STS-3 Transport – K1K2 (APS) Value Register – Byte 1 | 0x00 |
| 0x192F | Transmit STS-3 Transport – K1K2 (APS) Value Register – Byte 0 | 0x00 |
| 0x1930 – 0x1931 | Reserved | 0x00 |
| 0x1933 | Transmit STS-3 Transport – RDI-L Control Register | 0x00 |
| 0x1934 – 0x1936 | Reserved | 0x00 |
| 0x1937 | Transmit STS-3 Transport – M0M1 Byte Value Register | 0x00 |
| 0x1938 – 0x193A | Reserved | 0x00 |
| 0x193B | Transmit STS-3 Transport – S1 Byte Value Register | 0x00 |
| 0x193C – 0x193E | Reserved | 0x00 |
| 0x193F | Transmit STS-3 Transport – F1 Byte Value Register | 0x00 |

| | | |
|--|---|------|
| 0x1940 – 0x1942 | Reserved | 0x00 |
| 0x1943 | Transmit STS-3 Transport – E1 Byte Value Register | 0x00 |
| 0x1944 | Reserved | 0x00 |
| 0x1945 | Reserved | 0x00 |
| 0x1946 | Reserved | 0x00 |
| 0x1947 | Transmit STS-3 Transport – E2 Byte Value Register | 0x00 |
| 0x1948 – 0x194A | Reserved | 0x00 |
| 0x194B | Transmit STS-3 Transport – J0 Byte Value Register | 0x00 |
| 0x194C – 0x194E | Reserved | 0x00 |
| 0x194F | Transmit STS-3 Transport – J0 Byte Control Register | 0x00 |
| 0x1950 – 0x1952 | Reserved | 0x00 |
| 0x1953 | Transmit STS-3 Transport – Serial Port Control Register | 0x00 |
| 0x1954 – 0x19FF | Reserved | 0x00 |
| TRANSMIT STS-3 TOH PROCESSOR BLOCK – TRANSMIT J0 (SECTION) TRACE MESSAGE BUFFER | | |
| 0x1B00 – 0x1B3F | Transmit STS-3 TOH Processor Block – Transmit J0 (Section) Trace Message Buffer | 0x00 |
| 0x1B40 – 0x1BFF | Reserved | 0x00 |
| REDUNDANT RECEIVE STS-3 TOH PROCESSOR BLOCK CONTROL REGISTERS | | |
| 0x1600 – 0x1702 | Reserved | |
| 0x1703 | Redundant Receive STS-3 Transport Control Register – Byte 0 | 0x00 |
| 0x1704 – 0x1705 | Reserved | 0x00 |
| 0x1706 | Redundant Receive STS-3 Transport Status Register – Byte 1 | 0x00 |
| 0x1707 | Redundant Receive STS-3 Transport Status Register – Byte 0 | 0x02 |
| 0x1708 | Reserved | 0x00 |
| 0x1709 | Redundant Receive STS-3 Transport Interrupt Status Register – Byte 2 | 0x00 |
| 0x170A | Redundant Receive STS-3 Transport Interrupt Status Register – Byte 1 | 0x00 |
| 0x170B | Redundant Receive STS-3 Transport Interrupt Status Register – Byte 0 | 0x00 |
| 0x170C | Reserved | 0x00 |
| 0x170D | Redundant Receive STS-3 Transport Interrupt Enable Register – Byte 2 | 0x00 |
| 0x170E | Redundant Receive STS-3 Transport Interrupt Enable Register – Byte 1 | 0x00 |
| 0x170F | Redundant Receive STS-3 Transport Interrupt Enable Register – Byte 0 | 0x00 |
| 0x1710 | Redundant Receive STS-3 Transport B1 Error Count – Byte 3 | 0x00 |
| 0x1711 | Redundant Receive STS-3 Transport B1 Error Count – Byte 2 | 0x00 |
| 0x1712 | Redundant Receive STS-3 Transport B1 Error Count – Byte 1 | 0x00 |

| | | |
|------------------|--|------|
| 0x1713 | Redundant Receive STS-3 Transport B1 Error Count – Byte 0 | 0x00 |
| 0x1714 | Redundant Receive STS-3 Transport B2 Error Count – Byte 3 | 0x00 |
| 0x1715 | Redundant Receive STS-3 Transport B2 Error Count – Byte 2 | 0x00 |
| 0x1716 | Redundant Receive STS-3 Transport B2 Error Count – Byte 1 | 0x00 |
| 0x1717 | Redundant Receive STS-3 Transport B2 Error Count – Byte 0 | 0x00 |
| 0x1718 | Redundant Receive STS-3 Transport REI-L Error Count – Byte 3 | 0x00 |
| 0x1719 | Redundant Receive STS-3 Transport REI-L Error Count – Byte 2 | 0x00 |
| 0x171A | Redundant Receive STS-3 Transport REI-L Error Count – Byte 1 | 0x00 |
| 0x171B | Redundant Receive STS-3 Transport REI-L Error Count – Byte 0 | 0x00 |
| 0x171C | Reserved | 0x00 |
| 0x171D - 0 x171E | Reserved | 0x00 |
| 0x171F | Redundant Receive STS-3 Transport K1 Value | 0x00 |
| 0x1720 – 0x1722 | Reserved | 0x00 |
| 0x1723 | Redundant Receive STS-3 Transport K2 Value | 0x00 |
| 0x1724 – 0x1726 | Reserved | 0x00 |
| 0x1727 | Redundant Receive STS-3 Transport S1 Value | 0x00 |
| 0x1728 – 0x172A | Reserved | 0x00 |
| 0x172B | Redundant Receive STS-3 Transport – In-Sync Threshold Value | 0x00 |
| 0x172C, 0x172D | Reserved | 0x00 |
| 0x172E | Redundant Receive STS-3 Transport – LOS Threshold Value – MSB | 0xFF |
| 0x172F | Redundant Receive STS-3 Transport – LOS Threshold Value – LSB | 0xFF |
| 0x1730 | Reserved | 0x00 |
| 0x1731 | Redundant Receive STS-3 Transport – SF Set Monitor Interval – Byte 2 | 0x00 |
| 0x1732 | Redundant Receive STS-3 Transport – SF Set Monitor Interval – Byte 1 | 0x00 |
| 0x1733 | Redundant Receive STS-3 Transport – SF Set Monitor Interval – Byte 0 | 0x00 |
| 0x1734 – 0x1735 | Reserved | 0x00 |
| 0x1736 | Redundant Receive STS-3 Transport – SF Set Threshold – Byte 1 | 0x00 |
| 0x1737 | Redundant Receive STS-3 Transport – SF Set Threshold – Byte 0 | 0x00 |
| 0x1738, 0x1739 | Reserved | 0x00 |
| 0x173A | Redundant Receive STS-3 Transport – SF Clear Threshold – Byte 1 | 0x00 |
| 0x173B | Redundant Receive STS-3 Transport – SF Clear Threshold – Byte 0 | 0x00 |
| 0x173C | Reserved | 0x00 |
| 0x173D | Redundant Receive STS-3 Transport – SD Set Monitor Interval – Byte 2 | 0x00 |

| | | |
|-----------------|--|------|
| 0x173E | Redundant Receive STS-3 Transport – SD Set Monitor Interval – Byte 1 | 0x00 |
| 0x173F | Redundant Receive STS-3 Transport – SD Set Monitor Interval – Byte 0 | 0x00 |
| 0x1740, 0x1741 | Reserved | 0x00 |
| 0x1742 | Redundant Receive STS-3 Transport – SD Set Threshold – Byte 1 | 0x00 |
| 0x1743 | Redundant Receive STS-3 Transport – SD Set Threshold – Byte 0 | 0x00 |
| 0x1744, 0x1745 | Reserved | 0x00 |
| 0x1746 | Redundant Receive STS-3 Transport – SD Clear Threshold – Byte 1 | 0x00 |
| 0x1747 | Redundant Receive STS-3 Transport – SD Clear Threshold – Byte 0 | 0x00 |
| 0x1748 – 0x174A | Reserved | 0x00 |
| 0x174B | Redundant Receive STS-3 Transport – Force SEF Condition | 0x00 |
| 0x174C, 0x174E | Reserved | 0x00 |
| 0x174F | Redundant Receive STS-3 Transport – Receive J0 Trace Buffer Control | 0x00 |
| 0x1750, 0x1751 | Reserved | 0x00 |
| 0x1752 | Redundant Receive STS-3 Transport – SD Burst Error Count Tolerance – Byte 1 | 0x00 |
| 0x1753 | Redundant Receive STS-3 Transport – SD Burst Error Count Tolerance – Byte 0 | 0x00 |
| 0x1754, 0x1755 | Reserved | 0x00 |
| 0x1756 | Redundant Receive STS-3 Transport – SF Burst Error Count Tolerance – Byte 1 | 0x00 |
| 0x1757 | Redundant Receive STS-3 Transport – SF Burst Error Count Tolerance – Byte 0 | 0x00 |
| 0x1758 | Reserved | 0x00 |
| 0x1759 | Redundant Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 2 | 0xFF |
| 0x175A | Redundant Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 1 | 0xFF |
| 0x175B | Redundant Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 0 | 0xFF |
| 0x175C | Reserved | 0x00 |
| 0x175D | Redundant Receive STS-3 Transport – Receive SF Clear Monitor Interval – Byte 2 | 0xFF |
| 0x175E | Redundant Receive STS-3 Transport – Receive SF Clear Monitor Interval – Byte 1 | 0xFF |
| 0x175F | Redundant Receive STS-3 Transport – Receive SF Clear Monitor – Byte 0 | 0xFF |
| 0x1760 – 0x1762 | Reserved | 0x00 |
| 0x1763 | Redundant Receive STS-3 Transport – Auto AIS Control Register | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|--|--|-------|
| 0x1764 – 0x1766 | Reserved | 0x00 |
| 0x1767 | Redundant Receive STS-3 Transport – Serial Port Control Register | 0x00 |
| 0x1768 – 0x176A | Reserved | 0x00 |
| 0x176B | Redundant Receive STS-3 Transport – Auto AIS (in Downstream STS-1s) Control Register | 0x000 |
| 0x176C – 0x1779 | Reserved | 0x00 |
| 0x177A | Redundant Receive STS-3 Transport – TOH Capture Indirect Address | 0x00 |
| 0x177B | Redundant Receive STS-3 Transport – TOH Capture Indirect Address | 0x00 |
| 0x177C | Redundant Receive STS-3 Transport – TOH Capture Indirect Data | 0x00 |
| 0x177D | Redundant Receive STS-3 Transport – TOH Capture Indirect Data | 0x00 |
| 0x177E | Redundant Receive STS-3 Transport – TOH Capture Indirect Data | 0x00 |
| 0x177F | Redundant Receive STS-3 Transport – TOH Capture Indirect Data | 0x00 |
| 0x1780 – 0x17FF | Reserved | 0x00 |
| RECEIVE SONET POH PROCESSOR BLOCK CONTROL REGISTERS | | |
| Note: N represents the “Channel Number” and ranges in value from 0x02 to 0x04 | | |
| 0xN000 – 0xN181 | Reserved | 0x00 |
| 0xN182 | Receive SONET Path – Control Register – Byte 1 | 0x00 |
| 0xN183 | Receive SONET Path – Control Register – Byte 0 | 0x00 |
| 0xN184, 0xN185 | Reserved | 0x00 |
| 0xN186 | Receive SONET Path – Status Register – Byte 1 | 0x00 |
| 0xN187 | Receive SONET Path – Status Register – Byte 0 | 0x00 |
| 0xN188 | Reserved | 0x00 |
| 0xN189 | Receive SONET Path – Interrupt Status Register – Byte 2 | 0x00 |
| 0xN18A | Receive SONET Path – Interrupt Status Register – Byte 1 | 0x00 |
| 0xN18B | Receive SONET Path – Interrupt Status Register – Byte 0 | 0x00 |
| 0xN18C | Reserved | 0x00 |
| 0xN18D | Receive SONET Path – Interrupt Enable Register – Byte 2 | 0x00 |
| 0xN18E | Receive SONET Path – Interrupt Enable Register – Byte 1 | 0x00 |
| 0xN18F | Receive SONET Path – Interrupt Enable Register – Byte 0 | 0x00 |
| 0xN190 – 0xN192 | Reserved | 0x00 |
| 0xN193 | Receive SONET Path – SONET Receive RDI-P Register | 0x00 |
| 0xN194, 0xN195 | Reserved | 0x00 |
| 0xN196 | Receive SONET Path – Received Path Label Register | 0x00 |
| 0xN197 | Receive SONET Path – Expected Path Label Register | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|--------------------|--|------|
| 0xN198 | Receive SONET Path – B3 Error Count Register – Byte 3 | 0x00 |
| 0xN199 | Receive SONET Path – B3 Error Count Register – Byte 2 | 0x00 |
| 0xN19A | Receive SONET Path – B3 Error Count Register – Byte 1 | 0x00 |
| 0xN19B | Receive SONET Path – B3 Error Count Register – Byte 0 | 0x00 |
| 0xN19C | Receive SONET Path – REI-P Error Count Register – Byte 3 | 0x00 |
| 0xN19D | Receive SONET Path – REI-P Error Count Register – Byte 2 | 0x00 |
| 0xN19E | Receive SONET Path – REI-P Error Count Register – Byte 1 | 0x00 |
| 0xN19F | Receive SONET Path – REI-P Error Count Register – Byte 0 | 0x00 |
| 0xN1A0 – 0xN1A2 | Reserved | 0x00 |
| 0xN1A3 | Receive SONET Path – Receiver J1 Control Register | 0x00 |
| 0xN1A4, 0xN1A5 | Reserved | |
| 0xN1A6 | Receive SONET Path – Pointer Value – Byte 1 | 0x00 |
| 0xN1A7 | Receive SONET Path – Pointer Value – Byte 0 | 0x00 |
| 0xN1A8 – 0xN1AA | Reserved | 0x00 |
| 0xN1AB | Receive SONET Path – Loss of Pointer – Concatenation Status Register | 0x00 |
| 0xN1AC – 0xN1B2 | Reserved | 0x00 |
| 0xN1B3 | Receive SONET Path – AIS - Concatenation Status Register | 0x00 |
| 0xN1B4 – 0xN1BA | Reserved | 0x00 |
| 0xN1BB | Receive SONET Path – AUTO AIS Control Register | 0x00 |
| 0xN1BC – 0xN1BE | Reserved | 0x00 |
| 0xN1BF | Receive SONET Path – Serial Port Control Register | 0x00 |
| 0xN1C0 – 0xN1C2 | Reserved | 0x00 |
| 0xN1C3 | Receive SONET Path – SONET Receive Auto Alarm Register – Byte 0 | 0x00 |
| 0xN1C4 – 0xN1D2 | Reserved | 0x00 |
| 0xN1D3 | Receive SONET Path – Receive J1 Capture Register | 0x00 |
| 0xN1D4 – 0xN1D6 | Reserved | 0x00 |
| 0xN1D7 | Receive SONET Path – Receive B3 Capture Register | 0x00 |
| 0xN1D8 – 0xN1DA | Reserved | 0x00 |
| 0xN1DB | Receive SONET Path – Receive C2 Capture Register | 0x00 |
| 0xN1DC – 0xN1DE | Reserved | 0x00 |
| 0xN1DF | Receive SONET Path – Receive G1 Byte Capture Register | 0x00 |
| 0xN1E0 – 0xN1E2 | Reserved | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|--|--|------|
| 0xN1E3 | Receive SONET Path – Receive F2 Byte Capture Register | 0x00 |
| 0xN1E4 – 0xN1E6 | Reserved | 0x00 |
| 0xN1E7 | Receive SONET Path – Receive H4 Byte Capture Register | 0x00 |
| 0xN1E8 – 0xN1EA | Reserved | 0x00 |
| 0xN1EB | Receive SONET Path – Receive Z3 Byte Capture Register | 0x00 |
| 0xN1EC – 0xN1EE | Reserved | 0x00 |
| 0xN1EF | Receive SONET Path – Receive Z4 (K3) Byte Capture Register | 0x00 |
| 0xN1F0 – 0xN1F2 | Reserved | 0x00 |
| 0xN1F3 | Receive SONET Path – Receive Z5 Byte Capture Register | 0x00 |
| 0xN1F4 – 0xN1FF | Reserved | |
| RECEIVE SONET POH PROCESSOR BLOCK – RECEIVE J1 (PATH) TRACE MESSAGE BUFFER | | |
| Note: N represents the “Channel Number” and ranges in value from 0x02 to 0x04 | | |
| 0xN500 – 0xN53F | Receive SONET POH Processor Block – Receive J1 (Path) Trace Message Buffer – Expected and Received | 0x00 |
| 0xN540 – 0xN5FF | Reserved | 0x00 |
| RECEIVE ATM CELL PROCESSOR/ PPP CELL PROCESSOR BLOCK CONTROL REGISTERS | | |
| Note: N represents the “Channel Number” and ranges in value from 0x02 to 0x04 | | |
| 0xN700 | Receive ATM Control – Receive ATM Control Register - Byte 3 | 0x00 |
| 0xN701 | Receive ATM Control – Receive ATM Control Register – Byte 2 | 0x00 |
| 0xN702 | Receive ATM Control – Receive ATM Control Register – Byte 1 | 0x00 |
| 0xN703 | Receive ATM Cell/PPP Control – Receive ATM Control Register – Byte 0 | 0x00 |
| 0xN704 – 0xN706 | Reserved | 0x00 |
| 0xN707 | Receive ATM Status Register- Channel 0 | 0x00 |
| 0xN708 – 0xN709 | Reserved | 0x00 |
| 0xN70A | Receive ATM Interrupt Status Register – Byte 1 | 0x00 |
| 0xN70B | Receive ATM Cell/PPP Processor Interrupt Status Register – Byte 0 | 0x00 |
| 0xN70C – 0xN70D | Reserved | 0x00 |
| 0xN70E | Receive ATM Cell Processor Block Interrupt Enable Register – Byte 1 | 0x00 |
| 0xN70F | Receive ATM Cell/PPP Processor Block Interrupt Enable Register – Byte 0 | 0x00 |
| 0xN710 | Receive PPP Processor – Receive Good PPP Packet Count Register – Byte 3 | 0x00 |
| 0xN711 | Receive PPP Processor – Receive Good PPP Packet Count Register – Byte 2 | 0x00 |
| 0xN712 | Receive PPP Processor – Receive Good PPP Packet Count Register – Byte 1 | 0x00 |
| 0xN713 | Receive ATM Cell Insertion/Extraction Memory Control Register | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|--------|--|------|
| | Receive PPP Processor – Receive Good PPP Packet Count Register – Byte 0 | |
| 0xN714 | Receive ATM Cell Insertion/Extraction Memory Data Register – Byte 3 Receive PPP Processor – Receive FCS Error Count Register – Byte 3 | 0x00 |
| 0xN715 | Receive ATM Cell Insertion/Extraction Memory Data Register – Byte 2 Receive PPP Processor – Receive FCS Error Count Register – Byte 2 | 0x00 |
| 0xN716 | Receive ATM Cell Insertion/Extraction Memory Data Register – Byte 1 Receive PPP Processor – Receive FCS Error Count Register – Byte 1 | 0x00 |
| 0xN717 | Receive ATM Cell Insertion/Extraction Memory Data Register – Byte 0 Receive PPP Processor – Receive FCS Error Count Register – Byte 0 | 0x00 |
| 0xN718 | Receive ATM Programmable User Defined Field Register – Byte 3 Receive PPP Processor – Receive ABORT Count Register – Byte 3 | 0x00 |
| 0xN719 | Receive ATM Programmable User Defined Field Register – Byte 2 Receive PPP Processor – Receive ABORT Count Register – Byte 2 | 0x00 |
| 0xN71A | Receive ATM Programmable User Defined Field Register – Byte 1 Receive PPP Processor – Receive ABORT Count Register – Byte 1 | 0x00 |
| 0xN71B | Receive ATM Programmable User Defined Field Register – Byte 0 Receive PPP Processor – Receive ABORT Count Register – Byte 0 | 0x00 |
| 0xN71C | Receive PPP Processor – Receive RUNT PPP Count Register – Byte 3 | 0x00 |
| 0xN71D | Receive PPP Processor – Receive RUNT PPP Count Register – Byte 2 | 0x00 |
| 0xN71E | Receive PPP Processor – Receive RUNT PPP Count Register – Byte 1 | 0x00 |
| 0xN71F | Receive PPP Processor – Receive RUNT PPP Count Register – Byte 0 | 0x00 |
| 0xN720 | Receive ATM Controller - Test Cell Header – Byte 1 | 0x00 |
| 0xN721 | Receive ATM Controller – Test Cell Header – Byte 2 | 0x00 |
| 0xN722 | Receive ATM Controller – Test Cell Header – Byte 3 | 0x00 |
| 0xN723 | Receive ATM Controller – Test Cell Header – Byte 4 | 0x00 |
| 0xN724 | Receive ATM Controller – Test Cell Error Counter – Byte 3 | 0x00 |
| 0xN725 | Receive ATM Controller – Test Cell Error Counter – Byte 2 | 0x00 |
| 0xN726 | Receive ATM Controller – Test Cell Error Counter – Byte 1 | 0x00 |
| 0xN727 | Receive ATM Controller – Test Cell Error Counter – Byte 0 | 0x00 |
| 0xN728 | Receive ATM Controller – Receive ATM Cell Count – Byte 3 | 0x00 |
| 0xN729 | Receive ATM Controller – Receive ATM Cell Count – Byte 2 | 0x00 |
| 0xN72A | Receive ATM Controller – Receive ATM Cell Count – Byte 1 | 0x00 |
| 0xN72B | Receive ATM Controller – Receive ATM Cell Count – Byte 0 | 0x00 |
| 0xN72C | Receive ATM Controller – Receive ATM Discard Cell Count – Byte 3 | 0x00 |
| 0xN72D | Receive ATM Controller – Receive ATM Discard Cell Count – Byte 2 | 0x00 |

| | | |
|--------------------|---|------|
| 0xN72E | Receive ATM Controller – Receive ATM Discard Cell Count – Byte 1 | 0x00 |
| 0xN72F | Receive ATM Controller – Receive ATM Discard Cell Count – Byte 0 | 0x00 |
| 0xN730 | Receive ATM Controller – Receive ATM Correctable HEC Cell Counter – Byte 3 | 0x00 |
| 0xN731 | Receive ATM Controller – Receive ATM Correctable HEC Cell Counter – Byte 2 | 0x00 |
| 0xN732 | Receive ATM Controller – Receive ATM Correctable HEC Cell Counter – Byte 1 | 0x00 |
| 0xN733 | Receive ATM Controller – Receive ATM Correctable HEC Cell Counter – Byte 0 | 0x00 |
| 0xN734 | Receive ATM Controller – Receive ATM Uncorrectable HEC Cell Counter – Byte 3 | 0x00 |
| 0xN735 | Receive ATM Controller – Receive ATM Uncorrectable HEC Cell Counter – Byte 2 | 0x00 |
| 0xN736 | Receive ATM Controller – Receive ATM Uncorrectable HEC Cell Counter – Byte 1 | 0x00 |
| 0xN737 | Receive ATM Controller – Receive ATM Uncorrectable HEC Cell Counter – Byte 0 –Channel 0 | 0x00 |
| 0xN738 – 0xN742 | Reserved | 0x00 |
| 0xN743 | Receive ATM Controller – Receive ATM Filter # 0 Control Register | 0x00 |
| 0xN744 | Receive ATM Controller – Receive ATM Filter # 0 Pattern – Header Byte 1 | 0x00 |
| 0xN745 | Receive ATM Controller – Receive ATM Filter # 0 Pattern – Header Byte 2 | 0x00 |
| 0xN746 | Receive ATM Controller – Receive ATM Filter # 0 Pattern – Header Byte 3 | 0x00 |
| 0xN747 | Receive ATM Controller – Receive ATM Filter # 0 Pattern – Header Byte 4 | 0x00 |
| 0xN748 | Receive ATM Controller – Receive ATM Filter # 0 Check – Header Byte 1 | 0x00 |
| 0xN749 | Receive ATM Controller – Receive ATM Filter # 0 Check – Header Byte 2 | 0x00 |
| 0xN74A | Receive ATM Controller – Receive ATM Filter # 0 Check – Header Byte 3 | 0x00 |
| 0xN74B | Receive ATM Controller – Receive ATM Filter # 0 Check – Header Byte 4 | 0x00 |
| 0xN74C | Receive ATM Controller – Filter # 0 - Filtered Cell Count Register – Byte 3 | 0x00 |
| 0xN74D | Receive ATM Controller – Filter # 0 - Filtered Cell Count Register – Byte 2 | 0x00 |
| 0xN74E | Receive ATM Controller – Filter # 0 - Filtered Cell Count Register – Byte 1 | 0x00 |
| 0xN74F | Receive ATM Controller – Filter # 0 - Filtered Cell Count Register – Byte 0 | 0x00 |
| 0xN750 – 0xN752 | Reserved | 0x00 |
| 0xN753 | Receive ATM Controller – Receive ATM Filter # 1 Control Register | 0x00 |
| 0xN754 | Receive ATM Controller – Receive ATM Filter # 1 Pattern – Header Byte 1 | 0x00 |
| 0xN755 | Receive ATM Controller – Receive ATM Filter # 1 Pattern – Header Byte 2 | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|--------------------|---|------|
| 0xN756 | Receive ATM Controller – Receive ATM Filter # 1 Pattern – Header Byte 3 | 0x00 |
| 0xN757 | Receive ATM Controller – Receive ATM Filter # 1 Pattern – Header Byte 4 | 0x00 |
| 0xN758 | Receive ATM Controller – Receive ATM Filter # 1 Check – Header Byte 1 | 0x00 |
| 0xN759 | Receive ATM Controller – Receive ATM Filter # 1 Check – Header Byte 2 | 0x00 |
| 0xN75A | Receive ATM Controller – Receive ATM Filter # 1 Check – Header Byte 3 | 0x00 |
| 0xN75B | Receive ATM Controller – Receive ATM Filter # 1 Check – Header Byte 4 | 0x00 |
| 0xN75C | Receive ATM Controller – Filter # 1 – Filtered Cell Count Register – Byte 3 | 0x00 |
| 0xN75D | Receive ATM Controller – Filter # 1 - Filtered Cell Count Register – Byte 2 | 0x00 |
| 0xN75E | Receive ATM Controller – Filter # 1 - Filtered Cell Count Register – Byte 1 | 0x00 |
| 0xN75F | Receive ATM Controller – Filter # 1 - Filtered Cell Count Register – Byte 0 | 0x00 |
| 0xN760 – 0xN762 | Reserved | 0x00 |
| 0xN763 | Receive ATM Controller – Receive ATM Filter # 2 Control Register | 0x00 |
| 0xN764 | Receive ATM Controller – Receive ATM Filter # 2 Pattern – Header Byte 1 | 0x00 |
| 0xN765 | Receive ATM Controller – Receive ATM Filter # 2 Pattern – Header Byte 2 | 0x00 |
| 0xN766 | Receive ATM Controller – Receive ATM Filter # 2 Pattern – Header Byte 3 | 0x00 |
| 0xN767 | Receive ATM Controller – Receive ATM Filter # 2 Pattern – Header Byte 4 | 0x00 |
| 0xN768 | Receive ATM Controller – Receive ATM Filter # 2 Check – Header Byte 1 | 0x00 |
| 0xN769 | Receive ATM Controller – Receive ATM Filter # 2 Check – Header Byte 2 | 0x00 |
| 0xN76A | Receive ATM Controller – Receive ATM Filter # 2 Check – Header Byte 3 | 0x00 |
| 0xN76B | Receive ATM Controller – Receive ATM Filter # 2 Check – Header Byte 4 | 0x00 |
| 0xN76C | Receive ATM Controller – Filter # 2 - Filtered Cell Count Register – Byte 3 | 0x00 |
| 0xN76D | Receive ATM Controller – Filter # 2 - Filtered Cell Count Register – Byte 2 | 0x00 |
| 0xN76E | Receive ATM Controller – Filter # 2 - Filtered Cell Count Register – Byte 1 | 0x00 |
| 0xN76F | Receive ATM Controller – Filter # 2 - Filtered Cell Count Register – Byte 0 | 0x00 |
| 0xN770 – 0xN772 | Reserved | 0x00 |
| 0xN773 | Receive ATM Controller – Receive ATM Filter # 3 Control Register | 0x00 |
| 0xN774 | Receive ATM Controller – Receive ATM Filter # 3 Pattern – Header Byte 1 | 0x00 |
| 0xN775 | Receive ATM Controller – Receive ATM Filter # 3 Pattern – Header Byte 2 | 0x00 |
| 0xN776 | Receive ATM Controller – Receive ATM Filter # 3 Pattern – Header Byte 3 | 0x00 |
| 0xN777 | Receive ATM Controller – Receive ATM Filter # 3 Pattern – Header Byte 4 | 0x00 |
| 0xN778 | Receive ATM Controller – Receive ATM Filter # 3 Check – Header Byte 1 | 0x00 |
| 0xN779 | Receive ATM Controller – Receive ATM Filter # 3 Check – Header Byte 2 | 0x00 |

| | | |
|--|---|------|
| 0xN77A | Receive ATM Controller – Receive ATM Filter # 3 Check – Header Byte 3 | 0x00 |
| 0xN77B | Receive ATM Controller – Receive ATM Filter # 3 Check – Header Byte 4 | 0x00 |
| 0xN77C | Receive ATM Controller – Filter # 3 - Filtered Cell Count Register – Byte 3 | 0x00 |
| 0xN77D | Receive ATM Controller – Filter # 3 - Filtered Cell Count Register – Byte 2 | 0x00 |
| 0xN77E | Receive ATM Controller – Filter # 3 - Filtered Cell Count Register – Byte 1 | 0x00 |
| 0xN77F | Receive ATM Controller – Filter # 3 - Filtered Cell Count Register – Byte 0 | 0x00 |
| 0xN780 – 0xN901 | Reserved | 0x00 |
| TRANSMIT ATM CELL PROCESSOR/ PPP PROCESSOR BLOCK REGISTERS | | |
| Note: N represents the “Channel Number” and ranges in value from 0x02 to 0x04 | | |
| 0xNF00 | Transmit ATM Cell Processor Control Register – Byte 3 | 0x00 |
| 0xNF01 | Transmit ATM Cell Processor Control Register – Byte 2 | 0x00 |
| 0xNF02 | Transmit ATM Cell Processor Control Register – Byte 1 | 0x00 |
| 0xNF03 | Transmit ATM Cell/PPP Processor Control Register – Byte 0 | 0x00 |
| 0xNF04 | Transmit ATM Status Register | 0x00 |
| 0xNF05 – 0xNF0A | Reserved | 0x00 |
| 0xNF0B | Transmit ATM Cell/PPP Processor Interrupt Status Register | 0x00 |
| 0xNF0C – 0xNF0E | Reserved | 0x00 |
| 0xNF0F | Transmit ATM Cell/PPP Processor Interrupt Enable Register | 0x00 |
| 0xNF10 – 0xNF12 | Reserved | 0x00 |
| 0xNF13 | Transmit ATM Cell Insertion/Extraction Memory Control Register | 0x00 |
| 0xNF14 | Transmit ATM Cell Insertion/Extraction Memory – Byte 3 | 0x00 |
| 0xNF15 | Transmit ATM Cell Insertion/Extraction Memory – Byte 2 | 0x00 |
| 0xNF16 | Transmit ATM Cell Insertion/Extraction Memory – Byte 1 | 0x00 |
| 0xNF17 | Transmit ATM Cell Insertion/Extraction Memory – Byte 0 | 0x00 |
| 0xNF18 | Transmit ATM Cell – Idle Cell Header Byte # 1 Register | 0x00 |
| 0xNF19 | Transmit ATM Cell – Idle Cell Header Byte # 2 Register | 0x00 |
| 0xNF1A | Transmit ATM Cell – Idle Cell Header Byte # 3 Register | 0x00 |
| 0xNF1B | Transmit ATM Cell – Idle Cell Header Byte # 4 Register | 0x00 |
| 0xNF1C – 0xNF1E | Reserved | 0x00 |
| 0xNF1F | Transmit ATM Cell – Idle Cell Payload Byte Register | 0x00 |
| 0xNF20 | Transmit ATM Cell – Test Cell Header Byte # 1 Register | 0x00 |
| 0xNF21 | Transmit ATM Cell – Test Cell Header Byte # 2 Register | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|--------------------|---|------|
| 0xNF22 | Transmit ATM Cell – Test Cell Header Byte # 3 Register | 0x00 |
| 0xNF23 | Transmit ATM Cell – Test Cell Header Byte # 4 Register | 0x00 |
| 0xNF24 – 0xNF27 | Reserved | 0x00 |
| 0xNF28 | Transmit ATM Cell – Cell Count Register – Byte 3 | 0x00 |
| 0xNF29 | Transmit ATM Cell – Cell Count Register – Byte 2 | 0x00 |
| 0xNF2A | Transmit ATM Cell – Cell Count Register – Byte 1 | 0x00 |
| 0xNF2B | Transmit ATM Cell – Cell Count Register – Byte 0 | 0x00 |
| 0xNF2C | Transmit ATM Cell – Discard Cell Count Register – Byte 3 | 0x00 |
| 0xNF2D | Transmit ATM Cell – Discard Cell Count Register – Byte 2 | 0x00 |
| 0xNF2E | Transmit ATM Cell – Discard Cell Count Register – Byte 1 | 0x00 |
| 0xNF2F | Transmit ATM Cell – Discard Cell Count Register – Byte 0 | 0x00 |
| 0xNF30 | Transmit ATM Cell – HEC Byte Error Count Register – Byte 3 | 0x00 |
| 0xNF31 | Transmit ATM Cell – HEC Byte Error Count Register – Byte 2 | 0x00 |
| 0xNF32 | Transmit ATM Cell – HEC Byte Error Count Register – Byte 1 | 0x00 |
| 0xNF33 | Transmit ATM Cell – HEC Byte Error Count Register – Byte 0 | 0x00 |
| 0xNF34 | Transmit ATM Cell – Parity Error Count Register – Byte 3 | 0x00 |
| 0xNF35 | Transmit ATM Cell – Parity Error Count Register – Byte 2 | 0x00 |
| 0xNF36 | Transmit ATM Cell – Parity Error Count Register – Byte 1 | 0x00 |
| 0xNF37 | Transmit ATM Cell – Parity Error Count Register – Byte 0 | 0x00 |
| 0xNF38 – 0xNF42 | Reserved | 0x00 |
| 0xNF43 | Transmit ATM Controller – Transmit ATM Filter # 0 Control Register | 0x00 |
| 0xNF44 | Transmit ATM Controller – Transmit ATM Filter # 0 Pattern – Header Byte 1 | 0x00 |
| 0xNF45 | Transmit ATM Controller – Transmit ATM Filter # 0 Pattern – Header Byte 2 | 0x00 |
| 0xNF46 | Transmit ATM Controller – Transmit ATM Filter # 0 Pattern – Header Byte 3 | 0x00 |
| 0xNF47 | Transmit ATM Controller – Transmit ATM Filter # 0 Pattern – Header Byte 4 | 0x00 |
| 0xNF48 | Transmit ATM Controller – Transmit ATM Filter # 0 Check – Header Byte 1 | 0x00 |
| 0xNF49 | Transmit ATM Controller – Transmit ATM Filter # 0 Check – Header Byte 2 | 0x00 |
| 0xNF4A | Transmit ATM Controller – Transmit ATM Filter # 0 Check – Header Byte 3 | 0x00 |
| 0xNF4B | Transmit ATM Controller – Transmit ATM Filter # 0 Check – Header Byte 4 | 0x00 |
| 0xNF4C | Transmit ATM Cell – Cell Count Register – Byte 3 | 0x00 |
| 0xNF4D | Transmit ATM Cell – Cell Count Register – Byte 2 | 0x00 |
| 0xNF4E | Transmit ATM Cell – Cell Count Register – Byte 1 | 0x00 |

| | | |
|--------------------|---|------|
| 0xNF4F | Transmit ATM Cell – Cell Count Register – Byte 0 | 0x00 |
| 0xNF50 – 0xNF52 | Reserved | 0x00 |
| 0xNF53 | Transmit ATM Controller – Transmit ATM Filter # 1 Control Register | 0x00 |
| 0xNF54 | Transmit ATM Controller – Transmit ATM Filter # 1 Pattern – Header Byte 1 | 0x00 |
| 0xNF55 | Transmit ATM Controller – Transmit ATM Filter # 1 Pattern – Header Byte 2 | 0x00 |
| 0xNF56 | Transmit ATM Controller – Transmit ATM Filter # 1 Pattern – Header Byte 3 | 0x00 |
| 0xNF57 | Transmit ATM Controller – Transmit ATM Filter # 1 Pattern – Header Byte 4 | 0x00 |
| 0xNF58 | Transmit ATM Controller – Transmit ATM Filter # 1 Check – Header Byte 1 | 0x00 |
| 0xNF59 | Transmit ATM Controller – Transmit ATM Filter # 1 Check – Header Byte 2 | 0x00 |
| 0xNF5A | Transmit ATM Controller – Transmit ATM Filter # 1 Check – Header Byte 3 | 0x00 |
| 0xNF5B | Transmit ATM Controller – Transmit ATM Filter # 1 Check – Header Byte 4 | 0x00 |
| 0xNF5C | Transmit ATM Cell – Cell Count Register - Byte 3 | 0x00 |
| 0xNF5D | Transmit ATM Cell – Cell Count Register – Byte 2 | 0x00 |
| 0xNF5E | Transmit ATM Cell – Cell Count Register – Byte 1 | 0x00 |
| 0xNF5F | Transmit ATM Cell – Cell Count Register – Byte 0 | 0x00 |
| 0xNF60 – 0xNF62 | Reserved | 0x00 |
| 0xNF63 | Transmit ATM Controller – Transmit ATM Filter # 2 Control Register | 0x00 |
| 0xNF64 | Transmit ATM Controller – Transmit ATM Filter # 2 Pattern – Header Byte 1 | 0x00 |
| 0xNF65 | Transmit ATM Controller – Transmit ATM Filter # 2 Pattern – Header Byte 2 | 0x00 |
| 0xNF66 | Transmit ATM Controller – Transmit ATM Filter # 2 Pattern – Header Byte 3 | 0x00 |
| 0xNF67 | Transmit ATM Controller – Transmit ATM Filter # 2 Pattern – Header Byte 4 | 0x00 |
| 0xNF68 | Transmit ATM Controller – Transmit ATM Filter # 2 Check – Header Byte 1 | 0x00 |
| 0xNF69 | Transmit ATM Controller – Transmit ATM Filter # 2 Check – Header Byte 2 | 0x00 |
| 0xNF6A | Transmit ATM Controller – Transmit ATM Filter # 2 Check – Header Byte 3 | 0x00 |
| 0xNF6B | Transmit ATM Controller – Transmit ATM Filter # 3 Check – Header Byte 4 | 0x00 |
| 0xNF6C | Transmit ATM Cell – Cell Count Register – Byte 3 | 0x00 |
| 0xNF6D | Transmit ATM Cell – Cell Count Register – Byte 2 | 0x00 |
| 0xNF6E | Transmit ATM Cell – Cell Count Register – Byte 1 | 0x00 |
| 0xNF6F | Transmit ATM Cell – Cell Count Register – Byte 0 | 0x00 |
| 0xNF70 – 0xNF72 | Reserved | 0x00 |
| 0xNF73 | Transmit ATM Controller – Transmit ATM Filter # 3 Control Register | 0x00 |
| 0xNF74 | Transmit ATM Controller – Transmit ATM Filter # 3 Pattern – Header Byte 1 | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

| | | |
|--|---|------|
| 0xNF75 | Transmit ATM Controller – Transmit ATM Filter # 3 Pattern – Header Byte 2 | 0x00 |
| 0xNF76 | Transmit ATM Controller – Transmit ATM Filter # 3 Pattern – Header Byte 3 | 0x00 |
| 0xNF77 | Transmit ATM Controller – Transmit ATM Filter # 3 Pattern – Header Byte 4 | 0x00 |
| 0xNF78 | Transmit ATM Controller – Transmit ATM Filter # 3 Check – Header Byte 1 | 0x00 |
| 0xNF79 | Transmit ATM Controller – Transmit ATM Filter # 3 Check – Header Byte 2 | 0x00 |
| 0xNF7A | Transmit ATM Controller – Transmit ATM Filter # 3 Check – Header Byte 3 | 0x00 |
| 0xNF7B | Transmit ATM Controller – Transmit ATM Filter # 3 Check – Header Byte 4 | 0x00 |
| 0xNF7C | Transmit ATM Cell – Cell Count Register – Byte 3 | 0x00 |
| 0xNF7D | Transmit ATM Cell – Cell Count Register – Byte 2 | 0x00 |
| 0xNF7E | Transmit ATM Cell – Cell Count Register – Byte 1 | 0x00 |
| 0xNF7F | Transmit ATM Cell – Cell Count Register – Byte 0 | 0x00 |
| 0xNF80 – 0xN102 | Reserved | 0x00 |
| RECEIVE STS-1 TOH AND POH PROCESSOR BLOCK REGISTERS | | |
| Note: N represents the “Channel Number” and ranges in value from 0x05 to 0x07 | | |
| 0xN103 | Receive STS-1 Transport Control Register – Byte 0 | 0x00 |
| 0xN104 – 0xN105 | Reserved | 0x00 |
| 0xN106 | Receive STS-1 Transport Status Register – Byte 1 | 0x00 |
| 0xN107 | Receive STS-1 Transport Status Register – Byte 0 | 0x02 |
| 0xN108 | Reserved | 0x00 |
| 0xN109 | Receive STS-1 Transport Interrupt Status Register – Byte 2 | 0x00 |
| 0xN10A | Receive STS-1 Transport Interrupt Status Register – Byte 1 | 0x00 |
| 0xN10B | Receive STS-1 Transport Interrupt Status Register – Byte 0 | 0x00 |
| 0xN10C | Reserved | 0x00 |
| 0xN10D | Receive STS-1 Transport Interrupt Enable Register – Byte 2 | 0x00 |
| 0xN10E | Receive STS-1 Transport Interrupt Enable Register – Byte 1 | 0x00 |
| 0xN10F | Receive STS-1 Transport Interrupt Enable Register – Byte 0 | 0x00 |
| 0xN110 | Receive STS-1 Transport B1 Error Count – Byte 3 | 0x00 |
| 0xN111 | Receive STS-1 Transport B1 Error Count – Byte 2 | 0x00 |
| 0xN112 | Receive STS-1 Transport B1 Error Count – Byte 1 | 0x00 |
| 0xN113 | Receive STS-1 Transport B1 Error Count – Byte 0 | 0x00 |
| 0xN114 | Receive STS-1 Transport B2 Error Count – Byte 3 | 0x00 |
| 0xN115 | Receive STS-1 Transport B2 Error Count – Byte 2 | 0x00 |
| 0xN116 | Receive STS-1 Transport B2 Error Count – Byte 1 | 0x00 |

| | | |
|-----------------|--|------|
| 0xN117 | Receive STS-1 Transport B2 Error Count – Byte 0 | 0x00 |
| 0xN118 | Reserved | 0x00 |
| 0xN119 | Receive STS-1 Transport REI-L Error Count – Byte 3 | 0x00 |
| 0xN11A | Receive STS-1 Transport REI-L Error Count – Byte 2 | 0x00 |
| 0xN11B | Receive STS-1 Transport REI-L Error Count – Byte 1 | 0x00 |
| 0xN11C | Receive STS-1 Transport REI-L Error Count – Byte 0 | 0x00 |
| 0xN11D – 0xN11E | Reserved | 0x00 |
| 0xN11F | Receive STS-1 Transport – Received K1 Byte Value | 0x00 |
| 0xN120 – 0xN122 | Reserved | 0x00 |
| 0xN123 | Receive STS-1 Transport – Received K2 Byte Value | 0x00 |
| 0xN124 – 0xN126 | Reserved | 0x00 |
| 0xN127 | Receive STS-1 Transport – Received S1 Byte Value | 0x00 |
| 0xN128 – 0xN12D | Reserved | 0x00 |
| 0xN12E | Receive STS-1 Transport – LOS Threshold Value – MSB | 0xFF |
| 0xN12F | Receive STS-1 Transport – LOS Threshold Value – LSB | 0xFF |
| 0xN130 | Reserved | 0x00 |
| 0xN131 | Receive STS-1 Transport – Receive SF Set Monitor Interval – Byte 2 | 0x00 |
| 0xN132 | Receive STS-1 Transport – Receive SF Set Monitor Interval – Byte 1 | 0x00 |
| 0xN133 | Receive STS-1 Transport – Receive SF Set Monitor Interval – Byte 0 | 0x00 |
| 0xN134, 0xN135 | Reserved | 0x00 |
| 0xN136 | Receive STS-1 Transport – Receive SF Set Threshold – Byte 1 | 0x00 |
| 0xN137 | Receive STS-1 Transport – Receive SF Set Threshold – Byte 0 | 0x00 |
| 0xN138 – 0xN139 | Reserved | 0x00 |
| 0xN13A | Receive STS-1 Transport – Receive SF Clear Threshold – Byte 1 | 0x00 |
| 0xN13B | Receive STS-1 Transport – Receive SF Clear Threshold – Byte 0 | 0x00 |
| 0xN13C | Reserved | 0x00 |
| 0xN13D | Receive STS-1 Transport – Receive SD Set Monitor Interval – Byte 2 | 0x00 |
| 0xN13E | Receive STS-1 Transport – Receive SD Set Monitor Interval – Byte 1 | 0x00 |
| 0xN13F | Receive STS-1 Transport – Receive SD Set Monitor Interval – Byte 0 | 0x00 |
| 0xN140 – 0xN141 | Reserved | 0x00 |
| 0xN142 | Receive STS-1 Transport – Receive SD Set Threshold – Byte 1 | 0x00 |
| 0xN143 | Receive STS-1 Transport – Receive SD Set Threshold – Byte 0 | 0x00 |
| 0xN144, 0xN145 | Reserved | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|-----------------|--|------|
| 0xN146 | Receive STS-1 Transport – Receive SD Clear Threshold – Byte 1 | 0x00 |
| 0xN147 | Receive STS-1 Transport – SD Clear Threshold – Byte 0 | 0x00 |
| 0xN14B – 0xN14A | Reserved | 0x00 |
| 0xN14B | Receive STS-1 Transport – Force SEF Condition | 0x00 |
| 0xN14C – 0xN14E | Reserved | 0x00 |
| 0xN14F | Receive STS-1 Transport – Receive J0 Trace Buffer Control Register | 0x00 |
| 0xN150 – 0xN151 | Reserved | |
| 0xN152 | Receive STS-1 Transport – Receive SD Burst Error Count Tolerance – Byte 1 | 0x00 |
| 0xN153 | Receive STS-1 Transport – Receive SD Burst Error Count Tolerance – Byte 0 | 0x00 |
| 0xN154, 0xN155 | Reserved | 0x00 |
| 0xN156 | Receive STS-1 Transport – Receive SF Burst Error Count Tolerance – Byte 1 | 0x00 |
| 0xN157 | Receive STS-1 Transport – Receive SF Burst Error Count Tolerance – Byte 0 | 0x00 |
| 0xN158 | Reserved | 0x00 |
| 0xN159 | Receive STS-1 Transport – Receive SD Clear Monitor Interval – Byte 2 | 0x00 |
| 0xN15A | Receive STS-1 Transport – Receive SD Clear Monitor Interval – Byte 1 | 0x00 |
| 0xN15B | Receive STS-1 Transport – Receive SD Clear Monitor Interval – Byte 0 | 0x00 |
| 0xN15C | Reserved | 0x00 |
| 0xN15D | Receive STS-1 Transport – Receive SF Clear Monitor Interval – Byte 2 | 0x00 |
| 0xN15E | Receive STS-1 Transport – Receive SF Clear Monitor Interval – Byte 1 | 0x00 |
| 0xN15F | Receive STS-1 Transport – Receive SF Clear Monitor Interval – Byte 0 | 0x00 |
| 0xN160 – 0xN162 | Reserved | 0x00 |
| 0xN163 | Receive STS-1 Transport – Auto AIS Control Register | 0x00 |
| 0xN164 – 0xN16A | Reserved | 0x00 |
| 0xN16B | Receive STS-1 Transport – Auto AIS (in Downstream STS-1s) Control Register | 0x00 |
| 0xN16C – 0xN182 | Reserved | 0x00 |
| 0xN183 | Receive STS-1 Path – Control Register – Byte 2 | 0x00 |
| 0xN184 - 0xN185 | Reserved | 0x00 |
| 0xN186 | Receive STS-1 Path – Control Register – Byte 1 | |
| 0xN187 | Receive STS-1 Path – Status Register – Byte 0 | 0x00 |
| 0xN188 | Reserved | 0x00 |
| 0xN189 | Receive STS-1 Path – Interrupt Status Register – Byte 2 | 0x00 |
| 0xN18A | Receive STS-1 Path – Interrupt Status Register – Byte 1 | 0x00 |
| 0xN18B | Receive STS-1 Path – Interrupt Status Register – Byte 0 | 0x00 |

| | | |
|-----------------|---|------|
| 0xN18C | Reserved | 0x00 |
| 0xN18D | Receive STS-1 Path – Interrupt Enable Register – Byte 2 | 0x00 |
| 0xN18E | Receive STS-1 Path – Interrupt Enable Register – Byte 1 | 0x00 |
| 0xN18F | Receive STS-1 Path – Interrupt Enable Register – Byte 0 | 0x00 |
| 0xN190 – 0xN192 | Reserved | 0x00 |
| 0xN193 | Receive STS-1 Path – SONET Receive RDI-P Register | 0x00 |
| 0xN194, 0xN195 | Reserved | 0x00 |
| 0xN196 | Receive STS-1 Path – Received Path Label Value (C2 Byte) Register | 0x00 |
| 0xN197 | Receive STS-1 Path – Expected Path Label Value (C2 Byte) Register | 0x00 |
| 0xN198 | Receive STS-1 Path – B3 Error Count Register – Byte 3 | 0x00 |
| 0xN199 | Receive STS-1 Path – B3 Error Count Register – Byte 2 | 0x00 |
| 0xN19A | Receive STS-1 Path – B3 Error Count Register – Byte 1 | 0x00 |
| 0xN19B | Receive STS-1 Path – B3 Error Count Register – Byte 0 | 0x00 |
| 0xN19C | Receive STS-1 Path – REI-P Error Count Register – Byte 3 | 0x00 |
| 0xN19D | Receive STS-1 Path – REI-P Error Count Register – Byte 2 | 0x00 |
| 0xN19E | Receive STS-1 Path – REI-P Error Count Register – Byte 1 | 0x00 |
| 0xN19F | Receive STS-1 Path – REI-P Error Count Register – Byte 0 | 0x00 |
| 0xN1A0 – 0xN1A5 | Reserved | 0x00 |
| 0xN1A6 | Receive STS-1 Path – Pointer Value – Byte 1 | 0x00 |
| 0xN1A7 | Receive STS-1 Path – Pointer Value – Byte 0 | 0x00 |
| 0xN1A8 – 0xN1BA | Reserved | 0x00 |
| 0xN1BB | Receive STS-1 Path – AUTO AIS Control Register | 0x00 |
| 0xN1BC – 0xN1BE | Reserved | 0x00 |
| 0xN1BF | Receive STS-1 Path – Serial Port Control Register | 0x00 |
| 0xN1C0 – 0xN1C2 | Reserved | 0x00 |
| 0xN1C3 | Receive STS-1 Path – SONET Receive Auto Alarm Register – Byte 0 | 0x00 |
| 0xN1C4 – 0xN1D2 | Reserved | 0x00 |
| 0xN1D3 | Receive STS-1 Path – Receive J1 Byte Capture Register | 0x00 |
| 0xN1D4 – 0xN1D6 | Reserved | 0x00 |
| 0xN1D7 | Receive STS-1 Path – Receive B3 Byte Capture Register | 0x00 |
| 0xN1D8 – 0xN1DA | Reserved | 0x00 |
| 0xN1DB | Receive STS-1 Path – Receive C2 Byte Capture Register | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|--|--|------|
| 0xN1DC – 0xN1DE | Reserved | 0x00 |
| 0xN1DF | Receive STS-1 Path – Receive G1 Byte Capture Register | 0x00 |
| 0xN1E0 – 0xN1E2 | Reserved | 0x00 |
| 0xN1E3 | Receive STS-1 Path – Receive F2 Byte Capture Register | 0x00 |
| 0xN1E4 – 0xN1E6 | Reserved | 0x00 |
| 0xN1E7 | Receive STS-1 Path – Receive H4 Byte Capture Register | 0x00 |
| 0xN1E8 – 0xN1EA | Reserved | 0x00 |
| 0xN1EB | Receive STS-1 Path – Receive Z3 Byte Capture Register | 0x00 |
| 0xN1EC – 0xN1EE | Reserved | 0x00 |
| 0xN1EF | Receive STS-1 Path – Receive Z4 (K3) Byte Capture Register | 0x00 |
| 0xN1F0 – 0xN1F2 | Reserved | 0x00 |
| 0xN1F3 | Receive STS-1 Path – Receive Z5 Byte Capture Register | 0x00 |
| 0xN1F4 – 0xN1FF | Reserved | 0x00 |
| Receive STS-1 TOH Processor Block – Receive J0 (Path) Trace Message Buffer | | |
| <i>Note: N represents the “Channel Number” and ranges in value from 0x05 to 0x07</i> | | |
| 0xN300 – 0xN33F | Receive STS-1 POH Processor Block – Receive J0 (Path) Trace Message Buffer – Expected and Received | 0x00 |
| 0xN340 – 0xN3FF | Reserved | 0x00 |
| RECEIVE STS-1 POH PROCESSOR BLOCK – RECEIVE J1 (PATH) TRACE MESSAGE BUFFER | | |
| <i>Note: N represents the “Channel Number” and ranges in value from 0x05 to 0x07</i> | | |
| 0xN500 – 0xN53F | Receive STS-1 POH Processor Block – Receive J1 (Path) Trace Message Buffer – Expected and Received | 0x00 |
| 0xN540 – 0xN5FF | Reserved | 0x00 |
| DS3/E3 MAPPER BLOCK REGISTER | | |
| <i>Note: N represents the “Channel Number” and ranges in value from 0x02 to 0x04</i> | | |
| 0xNA00 – 0xNB00 | Unused | 0x00 |
| 0xNB01 | Mapper Control Register – Byte 2 | 0x00 |
| 0xNB02 | Mapper Control Register – Byte 1 | 0x03 |
| 0xNB03 | Mapper Control Register – Byte 0 | 0x80 |
| 0xNB04, 0xNB05 | Unused | 0x00 |
| 0xNB06 | Receive Mapper Status Register – Byte 1 | 0x03 |
| 0xNB07 | Receive Mapper Status Register – Byte 0 | 0x00 |
| 0xNB08 – 0xNB0A | Unused | 0x00 |
| 0xNB0B | Receive Mapper Interrupt Status Register – Byte 0 | 0x00 |

| | | |
|---|---|------|
| 0xNB0C – 0xNB0E | Unused | 0x00 |
| 0xNB0F | Receive Mapper Interrupt Enable Register – Byte 0 | 0x00 |
| 0xNB10 – 0xNB12 | Unused | 0x00 |
| 0xNB13 | T3/E3 Routing Register Byte | 0x00 |
| 0xNB14 – 0xNBFF | Reserved | 0x00 |
| TRANSMIT SONET POH PROCESSOR BLOCK REGISTERS | | |
| Note: N represents the “Channel Number” and ranges in value from 0x02 to 0x04) | | |
| 0xN800 – 0xN981 | Reserved | 0x00 |
| 0xN982 | Transmit SONET Path – SONET Control Register – Byte 1 | 0x00 |
| 0xN983 | Transmit SONET Path – SONET Control Register – Byte 0 | 0x00 |
| 0xN984 – 0xN8992 | Reserved | 0x00 |
| 0xN993 | Transmit SONET Path – Transmitter J1 Byte Value Register | 0x00 |
| 0xN994 – 0xN995 | Reserved | 0x00 |
| 0xN996 | Transmit SONET Path – B3 Byte Control Register | 0x00 |
| 0xN997 | Transmit SONET Path – B3 Byte Mask Register | 0x00 |
| 0xN998 – 0xN99A | Reserved | 0x00 |
| 0xN99B | Transmit SONET Path – Transmit C2 Byte Value Register | 0x00 |
| 0xN99C – 0xN99E | Reserved | 0x00 |
| 0xN99F | Transmit SONET Path – Transmit G1 Byte Value Register | 0x00 |
| 0xN9A0 – 0xN9A2 | Reserved | 0x00 |
| 0xN9A3 | Transmit SONET Path – Transmit F2 Byte Value Register | 0x00 |
| 0xN9A4 – 0xN9A6 | Reserved | 0x00 |
| 0xN9A7 | Transmit SONET Path – Transmit H4 Byte Value Register | 0x00 |
| 0xN9A8 – 0xN9AA | Reserved | 0x00 |
| 0xN9AB | Transmit SONET Path – Transmit Z3 Byte Value Register | 0x00 |
| 0xN9AC – 0xN9AE | Reserved | 0x00 |
| 0xN9AF | Transmit SONET Path – Transmit Z4 Byte Value Register | 0x00 |
| 0xN9B0 – 0xN9B2 | Reserved | 0x00 |
| 0xN9B3 | Transmit SONET Path – Transmit Z5 Byte Value Register | 0x00 |
| 0xN9B4 – 0xN9B6 | Reserved | 0x00 |
| 0xN9B7 | Transmit SONET Path – Transmit Path Control Register – Byte 0 | 0x00 |
| 0xN9B8 – 0xN9BA | Reserved | 0x00 |

| | | |
|---|--|------|
| 0xN9BB | Transmit SONET Path – Transmit J1 Control Register | 0x00 |
| 0xN9BC – 0xN9BE | Reserved | 0x00 |
| 0xN9BF | Transmit SONET Path – Transmit Arbitrary H1 Pointer Register | 0x94 |
| 0xN9C0 – 0xN9C2 | Reserved | 0x00 |
| 0xN9C3 | Transmit SONET Path – Transmit Arbitrary H2 Pointer Register | 0x00 |
| 0xN9C4 – 0xN9C5 | Reserved | 0x00 |
| 0xN9C6 | Transmit SONET Path – Transmit Pointer Byte Register – Byte 1 | 0x02 |
| 0xN9C7 | Transmit SONET Path – Transmit Pointer Byte Register – Byte 0 | 0x0A |
| 0xN9C8 | Reserved | 0x00 |
| 0xN9C9 | Transmit SONET Path – RDI-P Control Register – Byte 2 | 0x40 |
| 0xN9CA | Transmit SONET Path – RDI-P Control Register – Byte 1 | 0xC0 |
| 0xN9CB | Transmit SONET Path – RDI-P Control Register – Byte 0 | 0xA0 |
| 0xN9CC – 0xN9CE | Reserved | 0x00 |
| 0xN9CF | Transmit SONET Path – Transmit Path Serial Port Control Register | 0x00 |
| 0xN9D0 – 0xN9FF | Reserved | 0x00 |
| TRANSMIT SONET POH PROCESSOR BLOCK – TRANSMIT J1 (PATH) TRACE MESSAGE BUFFER | | |
| <i>Note: N represents the “Channel Number” and ranges in value from 0x02 to 0x04</i> | | |
| 0xND00 – 0xND3F | Transmit SONET POH Processor Block – Transmit J1 (Path) Trace Message Buffer | 0x00 |
| 0xND40 – 0xNEFF | Reserved | 0x00 |
| TRANSMIT STS-1 TOH AND POH PROCESSOR BLOCK REGISTERS | | |
| <i>Note: N represents the “Channel Numbers” and ranges in value from 0x05 to 0x07</i> | | |
| 0xN800 – 0xN901 | Reserved | 0x00 |
| 0xN902 | Transmit STS-1 Transport – SONET Transmit Control Register – Byte 1 | 0x00 |
| 0xN903 | Transmit STS-1 Transport – SONET Transmit Control Register – Byte 0 | 0x00 |
| 0xN904 – 0xN922 | Reserved | 0x00 |
| 0xN923 | Transmit STS-1 Transport – B1 Byte Error Mask Register | 0x00 |
| 0xN924 – 0xN92A | Reserved | 0x00 |
| 0xN92B | Transmit STS-1 Transport – Transmit B2 Bit Error Mask Register – Byte 0 | 0x00 |
| 0xN92C – 0xN92D | Reserved | 0x00 |
| 0xN92E | Transmit STS-1 Transport – K1K2 (APS) Value Register – Byte 1 | 0x00 |
| 0xN92F | Transmit STS-1 Transport – K1K2 (APS) Value Register – Byte 0 | 0x00 |
| 0xN930 – 0xN932 | Reserved | 0x00 |

| | | |
|-----------------|--|------|
| 0xN933 | Transmit STS-1 Transport – RDI-L Control Register | 0x00 |
| 0xN934 – 0xN936 | Reserved | 0x00 |
| 0xN937 | Transmit STS-1 Transport – M0M1 Value Register | 0x00 |
| 0xN938 - 0xN93A | Reserved | 0x00 |
| 0xN93B | Transmit STS-1 Transport – S1 Byte Value Register | 0x00 |
| 0xN93C – 0xN93E | Reserved | 0x00 |
| 0xN93F | Transmit STS-1 Transport – F1 Byte Value Register | 0x00 |
| 0xN940 – 0xN942 | Reserved | 0x00 |
| 0xN943 | Transmit STS-1 Transport – E1 Byte Value Register | 0x00 |
| 0xN944 – 0xN946 | Reserved | 0x00 |
| 0xN947 | Transmit STS-1 Transport – E2 Byte Value Register | 0x00 |
| 0xN948 – 0xN94A | Reserved | 0x00 |
| 0xN94B | Transmit STS-1 Transport – J0 Byte Value Register | 0x00 |
| 0xN94C – 0xN94E | Reserved | 0x00 |
| 0xN94F | Transmit STS-1 Transport – J0 Byte Control Register | 0x00 |
| 0xN950 – 0xN981 | Reserved | 0x00 |
| 0xN982 | Transmit STS-1 Path – SONET Control Register – Byte 1 | 0x00 |
| 0xN983 | Transmit STS-1 Path – SONET Control Register – Byte 0 | 0x00 |
| 0xN984 – 0xN992 | Reserved | 0x00 |
| 0xN993 | Transmit STS-1 Path – Transmitter J1 Byte Value Register | 0x00 |
| 0xN994 – 0xN995 | Reserved | 0x00 |
| 0xN996 | Transmit STS-1 Path – B3 Byte Control Register | 0x00 |
| 0xN997 | Transmit STS-1 Path – B3 Byte Mask Register | 0x00 |
| 0xN998 – 0xN99A | Reserved | 0x00 |
| 0xN99B | Transmit STS-1 Path – Transmit C2 Byte Value Register | 0x00 |
| 0xN99C – 0xN99E | Reserved | 0x00 |
| 0xN99F | Transmit STS-1 Path – Transmit G1 Byte Value Register | 0x00 |
| 0xN9A0 – 0xN9A2 | Reserved | 0x00 |
| 0xN9A3 | Transmit STS-1 Path – Transmit F2 Byte Value Register | 0x00 |
| 0xN9A4 – 0xN9A6 | Reserved | 0x00 |
| 0xN9A7 | Transmit STS-1 Path – Transmit H4 Value Register | 0x00 |
| 0xN9A8 – 0xN9AA | Reserved | 0x00 |
| 0xN9AB | Transmit STS-1 Path – Transmit Z3 Value Register | 0x00 |

| | | |
|--|--|------|
| 0xN9AC – 0xN9AE | Reserved | 0x00 |
| 0xN9AF | Transmit STS-1 Path – Transmit Z4 Value Register | 0x00 |
| 0xN9B0 – 0xN9B2 | Reserved | 0x00 |
| 0xN9B3 | Transmit STS-1 Path – Transmit Z5 Value Register | 0x00 |
| 0xN9B4 – 0xN9B6 | Reserved | 0x00 |
| 0xN9B7 | Transmit STS-1 Path – Transmit Path Control Register – Byte 0 | 0x00 |
| 0xN9B8 – 0xN9BA | Reserved | 0x00 |
| 0xN9BB | Transmit STS-1 Path – Transmit J1 Control Register | 0x00 |
| 0xN9BC – 0xN9BE | Reserved | 0x00 |
| 0xN9BF | Transmit STS-1 Path – Transmit Arbitrary H1 Pointer Register | 0x94 |
| 0xN9C0 – 0xN9C2 | Reserved | 0x00 |
| 0xN9C3 | Transmit STS-1 Path – Transmit Arbitrary H2 Pointer Register | 0x00 |
| 0xN9C4 – 0xN9C5 | Reserved | 0x00 |
| 0xN9C6 | Transmit STS-1 Path – Transmit Pointer Byte Register – Byte 1 | 0x02 |
| 0xN9C7 | Transmit STS-1 Path – Transmit Pointer Byte Register – Byte 0 | 0x0A |
| 0xN9C8 | Reserved | 0x00 |
| 0xN9C9 | Transmit STS-1 Path – RDI-P Control Register – Byte 2 | 0x40 |
| 0xN9C2 | Transmit STS-1 Path – RDI-P Control Register – Byte 1 | 0xC0 |
| 0xN9CB | Transmit STS-1 Path – RDI-P Control Register – Byte 0 | 0xA0 |
| 0xN9CC – 0xN9CE | Reserved | 0x00 |
| 0xN9CF | Transmit STS-1 Path – Transmit Path Serial Port Control Register | 0x00 |
| 0xN9D0 – 0xN9FF | Reserved | 0x00 |
| TRANSMIT STS-1 TOH PROCESSOR BLOCK – TRANSMIT J0 (PATH) TRACE MESSAGE BUFFER | | |
| <i>Note: N represents the “Channel Number” and ranges in value from 0x05 to 0x07</i> | | |
| 0xNB00 – 0xNB3F | Transmit STS-1 POH Processor Block – Transmit J0 (Path) Trace Message Buffer | 0x00 |
| 0xNB40 – 0xNBFF | Reserved | 0x00 |
| TRANSMIT STS-1 POH PROCESSOR BLOCK – TRANSMIT J1 (PATH) TRACE MESSAGE BUFFER | | |
| <i>Note: N represents the “Channel Number” and ranges in value from 0x05 to 0x07</i> | | |
| 0xND00 – 0xND3F | Transmit STS-1 POH Processor Block – Transmit J1 (Path) Trace Message Buffer | 0x00 |
| 0xND40 – 0xNDFF | Reserved | 0x00 |
| DS3/E3 FRAMER BLOCK REGISTERS | | |
| <i>Note: N represents the “Channel Number” and ranges in value from 0x02 to 0x04</i> | | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|-----------------|---|------|
| 0xN300 | Operating Mode Register | 0x23 |
| 0xN301 | I/O Control Register | 0xA0 |
| 0xN302 – 0xN303 | Reserved | 0x00 |
| 0xN304 | Block Interrupt Enable Register | 0x00 |
| 0xN305 | Block Interrupt Status Register | 0x00 |
| 0xN306 – 0xN30B | Reserved | 0x00 |
| 0xN30C | Test Register | 0x00 |
| 0xN30D – 0xN30F | Reserved | 0x00 |
| 0xN310 | RxDS3 Configuration and Status Register Rx E3 Configuration and Status Register # 1 – G.832 Rx E3 Configuration and Status Register # 2 – G.751 | 0x02 |
| 0xN311 | RxDS3 Status Register Rx E3 Configuration and Status Register # 2 – G.832 Rx E3 Configuration and Status Register # 2 – G.751 | 0x67 |
| 0xN312 | RxDS3 Interrupt Enable Register Rx E3 Interrupt Enable Register # 1 – G.832 Rx E3 Interrupt Enable Register # 1 – G.751 | 0x00 |
| 0xN313 | RxDS3 Interrupt Status Register Rx E3 Interrupt Enable Register # 2 – G.832 Rx E3 Interrupt Enable Register # 2 – G.751 | 0x00 |
| 0xN314 | RxDS3 Sync Detect Enable Register Rx E3 Interrupt Status Register # 1 – G.832 Rx E3 Interrupt Status Register # 1 – G.751 | 0x00 |
| 0xN315 | Rx E3 Interrupt Status Register # 2 – G.832 Rx E3 Interrupt Status Register # 2 – G.751 | 0x00 |
| 0xN316 | RxDS3 FEAC Register | 0x7E |
| 0xN317 | RxDS3 FEAC Interrupt Enable/Status Register | 0x00 |
| 0xN318 | RxDS3 LAPD Control Register Rx E3 LAPD Control Register | 0x00 |
| 0xN319 | RxDS3 LAPD Status Register Rx E3 LAPD Status Register | 0x00 |
| 0xN31A | Rx E3 NR Byte Register – G.832 Rx E3 Service Bit Register – G.751 | 0x00 |
| 0xN31B | Rx E3 GC Byte Register – G.832 | 0x00 |
| 0xN31C | Rx E3 TTB-0 Register – G.832 | 0x00 |

| | | |
|-----------------|--|------|
| 0xN31D | RxE3 TTB-1 Register – G.832 | 0x00 |
| 0xN31E | RxE3 TTB-2 Register – G.832 | 0x00 |
| 0xN31F | RxE3 TTB-3 Register –G.832 | 0x00 |
| 0xN320 | RxE3 TTB-4 Register –G.832 | 0x00 |
| 0xN321 | RxE3 TTB-5 Register –G.832 | 0x00 |
| 0xN322 | RxE3 TTB-6 Register – G.832 | 0x00 |
| 0xN323 | RxE3 TTB-7 Register – G.832 | 0x00 |
| 0xN324 | RxE3 TTB-8 Register – G.832 | 0x00 |
| 0xN325 | RxE3 TTB-9 Register – G.832 | 0x00 |
| 0xN326 | RxE3 TTB-10 Register – G.832 | 0x00 |
| 0xN327 | RxE3 TTB-11 Register –G.832 | 0x00 |
| 0xN328 | RxE3 TTB-12 Register – G.832 | 0x00 |
| 0xN329 | RxE3 TTB-13 Register – G.832 | 0x00 |
| 0xN32A | RxE3 TTB-14 Register – G.832 | 0x00 |
| 0xN32B | RxE3 TTB-15 Register –G.832 | 0x00 |
| 0xN32C | RxE3 SSM Register –G.832 | 0x00 |
| 0xN32D – 0xN32E | Reserved | 0x00 |
| 0xN32F | RxDS3 Pattern Register | 0x00 |
| 0xN330 | TxDS3 Configuration Register TxE3 Configuration Register – G.832 TxE3 Configuration Register – G.751 | 0x00 |
| 0xN331 | TxDS3 FEAC Configuration and Status Register | 0x00 |
| 0xN332 | TxDS3 FEAC Register | 0x7E |
| 0xN333 | TxDS3 LAPD Configuration Register TxE3 LAPD Configuration Register | 0x08 |
| 0xN334 | TxDS3 LAPD Status/Interrupt Register TxE3 LAPD Status/Interrupt Register | 0x00 |
| 0xN335 | TxDS3 M-Bit Mask Register TxE3 GC Byte Register – G.832 TxE3 Service Bits Register – G.751 | 0x00 |
| 0xN336 | TxDS3 F-Bit Mask # 1 Register TxE3 MA Byte Register – G.832 | 0x00 |
| 0xN337 | TxDS3 F-Bit Mask # 2 Register TxE3 NR Byte Register – G.832 | 0x00 |

| | | |
|--------|--|------|
| 0xN338 | TxDS3 F-Bit Mask # 3 Register TxE3 TTB-0 Register – G.832 | 0x00 |
| 0xN339 | TxDS3 F-Bit Mask # 4 Register TxE3 TTB-1 Register – G.832 | 0x00 |
| 0xN33A | TxE3 TTB-2 Register – G.832 | 0x00 |
| 0xN33B | TxE3 TTB-3 Register – G.832 | 0x00 |
| 0xN33C | TxE3 TTB-4 Register – G.832 | 0x00 |
| 0xN33D | TxE3 TTB-5 Register – G.832 | 0x00 |
| 0xN33E | TxE3 TTB-6 Register – G.832 | 0x00 |
| 0xN33F | TxE3 TTB-7 Register – G.832 | 0x00 |
| 0xN340 | TxE3 TTB-8 Register – G.832 | 0x00 |
| 0xN341 | TxE3 TTB-9 Register – G.832 | 0x00 |
| 0xN342 | TxE3 TTB-10 Register – G.832 | 0x00 |
| 0xN343 | TxE3 TTB-11 Register – G.832 | 0x00 |
| 0xN344 | TxE3 TTB-12 Register – G.832 | 0x00 |
| 0xN345 | TxE3 TTB-13 Register – G.832 | 0x00 |
| 0xN346 | TxE3 TTB-14 Register – G.832 | 0x00 |
| 0xN347 | TxE3 TTB-15 Register – G.832 | 0x00 |
| 0xN348 | TxE3 FA1 Error Mask Register – G.832 TxE3 FAS Error Mask Upper Register – G.751 | 0x00 |
| 0xN349 | TxE3 FA2 Error Mask Register – G.832 TxE3 FAS Error Mask Lower Register – G.751 | 0x00 |
| 0xN34A | TxE3 BIP-8 Mask Register – G.832 TxE3 BIP-4 Mask Register – G.751 | 0x00 |
| 0xN34B | Tx SSB Register – G.832 | 0x00 |
| 0xN34C | TxDS3 Pattern Register | 0x0C |
| 0xN34D | Receive DS3/E3 AIS/PDI-P Alarm Enable Register | 0x00 |
| 0xN34E | PMON Excessive Zero Count Register - MSB | 0x00 |
| 0xN34F | PMON Excessive Zero Count Register- LSB | 0x00 |
| 0xN350 | PMON LCV Event Count Register - MSB | 0x00 |
| 0xN351 | PMON LCV Event Count Register - LSB | 0x00 |
| 0xN352 | PMON Framing Bit/Byte Error Count Register - MSB | 0x00 |
| 0xN353 | PMON Framing Bit/Byte Error Count Register - LSB | 0x00 |
| 0xN354 | PMON Parity Error Event Count Register - MSB | 0x00 |

| | | |
|-----------------|--|------|
| 0xN355 | PMON Parity Error Event Count Register - LSB | 0x00 |
| 0xN356 | PMON FEBE Event Count Register- MSB | 0x00 |
| 0xN357 | PMON FEBE Event Count Register – LSB | 0x00 |
| 0xN358 | PMON CP-Bit Error Count Register - MSB | 0x00 |
| 0xN359 | PMON CP-Bit Error Count Register - LSB | 0x00 |
| 0xN35A | PMON PLCP BIP-8 Error Count Register – MSB | 0x00 |
| 0xN35B | PMON PLCP BIP-8 Error Count Register – LSB | 0x00 |
| 0xN35C | PMON PLCP Framing Byte Error Count Register – MSB | 0x00 |
| 0xN35D | PMON PLCP Framing Byte Error Count Register – LSB | 0x00 |
| 0xN35E | PMON PLCP FEBE Error Count Register – MSB | 0x00 |
| 0xN35F | PMON PLCP FEBE Error Count Register – LSB | 0x00 |
| 0xN360 – 0xN367 | Reserved | 0x00 |
| 0xN368 | PMON PRBS Bit Error Count Register - MSB | 0x00 |
| 0xN369 | PMON PRBS Bit Error Count Register - LSB | 0x00 |
| 0xN36A – 0xN36B | Reserved | 0x00 |
| 0xN36C | PMON Holding Register | 0x00 |
| 0xN36D | One Second Error Status Register | 0x00 |
| 0xN36E | One Second – LCV Count Accumulator Register - MSB | 0x00 |
| 0xN36F | One Second – LCV Count Accumulator Register - LSB | 0x00 |
| 0xN370 | One Second – Parity Error Accumulator Register - MSB | 0x00 |
| 0xN371 | One Second – Parity Error Accumulator Register - LSB | 0x00 |
| 0xN372 | One Second – CP Bit Error Accumulator Register - MSB | 0x00 |
| 0xN373 | One Second – CP Bit Error Accumulator Register - LSB | 0x00 |
| 0xN374 – 0xN37F | Reserved | 0x00 |
| 0xN380 | Reserved | 0x00 |
| 0xN381 | Line Interface Scan Register | 0x00 |
| 0xN382 | Reserved | 0x00 |
| 0xN383 | Transmit LAPD Byte Count Register | 0x00 |
| 0xN384 | Receive LAPD Byte Count Register | 0x00 |
| 0xN385 – 0xN389 | Reserved | 0x00 |
| 0xN390 | Receive PLCP Configuration and Status Register | 0x06 |
| 0xN391 | Receive PLCP Interrupt Enable Register | 0x00 |
| 0xN392 | Receive PLCP Interrupt Status Register | 0x00 |

| | | |
|---|---|------|
| 0xN393 – 0xN397 | Reserved | 0x00 |
| 0xN398 | Transmit PLCP A1 Byte Error Mask Register | 0x00 |
| 0xN399 | Transmit PLCP A2 Byte Error Mask Register | 0x00 |
| 0xN39A | Transmit PLCP BIP-8 Error Mask Register | 0x00 |
| 0xN39B | Transmit PLCP G1 Byte Register | 0x00 |
| 0xN39C – 0xN3AF | Reserved | 0x00 |
| 0xN3B0 | Transmit LAPD Memory Indirect Address Register | 0x00 |
| 0xN3B1 | Transmit LAPD Memory Indirect Data Register | 0x00 |
| 0xN3B2 | Receive LAPD Memory Indirect Address Register | 0x00 |
| 0xN3B3 | Receive LAPD Memory Indirect Data Register | 0x00 |
| 0xN3B4 – 0xN3EF | Reserved | 0x00 |
| 0xN3F0 | Receive DS3/E3 Configuration Register – Secondary Frame Synchronizer Block – Byte 1 | 0x10 |
| 0xN3F1 | Receive DS3/E3 Configuration Register – Secondary Frame Synchronizer Block – Byte 0 | 0x10 |
| 0xN3F2 | Receive DS3/E3 AIS/PDI-P Alarm Enable Register – Secondary Frame Synchronizer Block | 0x00 |
| 0xN3F3 – 0xN3F7 | Reserved | 0x00 |
| 0xN3F8 | Receive DS3/E3 Interrupt Enable Register – Secondary Frame Synchronizer Block | 0x00 |
| 0xN3F9 | Receive DS3/E3 Interrupt Status Register – Secondary Frame Synchronizer Block | 0x00 |
| RECEIVE STS-3c POH PROCESSOR BLOCK | | |
| 0x1000 – 0x1181 | Reserved | 0x00 |
| 0x1182 | Receive STS-3c Path – Control Register – Byte 1 | 0x00 |
| 0x1183 | Receive STS-3c Path – Control Register – Byte 0 | 0x00 |
| 0x1184 – 0x1185 | Reserved | 0x00 |
| 0x1186 | Receive STS-3c Path – Status Register – Byte 1 | 0x00 |
| 0x1187 | Receive STS-3c Path – Status Register – Byte 0 | 0x00 |
| 0x1188 | Reserved | 0x00 |
| 0x1189 | Receive STS-3c Path – Interrupt Status Register – Byte 2 | 0x00 |
| 0x118A | Receive STS-3c Path – Interrupt Status Register – Byte 1 | 0x00 |
| 0x118B | Receive STS-3c Path – Interrupt Status Register – Byte 0 | 0x00 |
| 0x118C | Reserved | 0x00 |
| 0x118D | Receive STS-3c Path – Interrupt Enable Register – Byte 2 | 0x00 |

| | | |
|-----------------|---|------|
| 0x118E | Receive STS-3c Path – Interrupt Enable Register – Byte 1 | 0x00 |
| 0x118F | Receive STS-3c Path – Interrupt Enable Register – Byte 0 | 0x00 |
| 0x1190 – 0x1192 | Reserved | 0x00 |
| 0x1193 | Receive STS-3c Path – SONET Receive RDI-P Register | 0x00 |
| 0x1194 – 0x1195 | Reserved | 0x00 |
| 0x1196 | Receive STS-3c Path – Receive Path Label Byte (C2) Register | 0x00 |
| 0x1197 | Receive STS-3c Path – Expected Path Label Byte (C2) Register | 0x00 |
| 0x1198 | Receive STS-3c Path – B3 Error Count Register – Byte 3 | 0x00 |
| 0x1199 | Receive STS-3c Path – B3 Error Count Register – Byte 2 | 0x00 |
| 0x119A | Receive STS-3c Path – B3 Error Count Register – Byte 1 | 0x00 |
| 0x119B | Receive STS-3c Path – B3 Error Count Register – Byte 0 | 0x00 |
| 0x119C | Receive STS-3c Path – REI-P Error Count Register – Byte 3 | 0x00 |
| 0x119D | Receive STS-3c Path – REI-P Error Count Register – Byte 2 | 0x00 |
| 0x119E | Receive STS-3c Path – REI-P Error Count Register – Byte 1 | 0x00 |
| 0x119F | Receive STS-3c Path – REI-P Error Count Register – Byte 0 | 0x00 |
| 0x11A0 – 0x11A2 | Reserved | 0x00 |
| 0x11A3 | Receive STS-3c Path – Receive J1 Byte Control Register | 0x00 |
| 0x11A4 – 0x11A5 | Reserved | 0x00 |
| 0x11A6 | Receive STS-3c Path – Pointer Value Register – Byte 1 | 0x00 |
| 0x11A7 | Receive STS-3c Path – Pointer Value Register – Byte 0 | 0x00 |
| 0x11A8 – 0x11AA | Reserved | 0x00 |
| 0x11AB | Receive STS-3c Path – Loss of Pointer – Concatenation Status Register | 0x00 |
| 0x11AC – 0x11B2 | Reserved | 0x00 |
| 0x11B3 | Receive STS-3c Path – AIS – Concatenation Status Register | 0x00 |
| 0x11B4 – 0x11BA | Reserved | 0x00 |
| 0x11BB | Receive STS-3c Path – Auto AIS Control Register | 0x00 |
| 0x11BC – 0x11BE | Reserved | 0x00 |
| 0x11BF | Receive STS-3c Path – Serial Port Control Register | 0x00 |
| 0x11C0 – 0x11C2 | Reserved | 0x00 |
| 0x11C3 | Receive STS-3c Path - SONET Receive Auto Alarm Register – Byte 0 | 0x00 |
| 0x11C4 – 0x11D2 | Reserved | 0x00 |
| 0x11D3 | Receive STS-3c Path – Receive J1 Byte Capture Register | 0x00 |
| 0x11D4 – 0x11D6 | Reserved | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|---|---|------|
| 0x11D7 | Receive STS-3c Path – Receive B3 Byte Capture Register | 0x00 |
| 0x11D8 – 0x11DA | Reserved | 0x00 |
| 0x11DB | Receive STS-3c Path – Receive C2 Byte Capture Register | 0x00 |
| 0x11DC – 0x11DE | Reserved | 0x00 |
| 0x11DF | Receive STS-3c Path – Receive G1 Byte Capture Register | 0x00 |
| 0x11E0 – 0x11E2 | Reserved | 0x00 |
| 0x11E3 | Receive STS-3c Path – Receive F2 Byte Capture Register | 0x00 |
| 0x11E4 – 0x11E6 | Reserved | 0x00 |
| 0x11E7 | Receive STS-3c Path – Receive H4 Byte Capture Register | 0x00 |
| 0x11E8 – 0x11EA | Reserved | 0x00 |
| 0x11EB | Receive STS-3c Path – Receive Z3 Byte Capture Register | 0x00 |
| 0x11EC – 0x11EE | Reserved | 0x00 |
| 0x11EF | Receive STS-3c Path – Receive Z4 (K3) Byte Capture Register | 0x00 |
| 0x11F0 – 0x11F2 | Reserved | 0x00 |
| 0x11F3 | Receive STS-3c Path – Receive Z5 Byte Capture Register | 0x00 |
| 0x11F4 – 0x11FF | Reserved | 0x00 |
| RECEIVE STS-3c POH PROCESSOR BLOCK – RECEIVE J1 (PATH) TRACE MESSAGE BUFFER – STS-3c | | |
| 0x1500 – 0x153F | Receive STS-3c POH Processor Block – Receive J1 (Path) Trace Message Buffer | 0x00 |
| 0x1540 – 0x15FF | Reserved | 0x00 |
| TRANSMIT STS-3c POH PROCESSOR BLOCK | | |
| 0x1900 – 0x1981 | Reserved | 0x00 |
| 0x1982 | Transmit STS-3c Path – SONET Control Register – Byte 1 | 0x00 |
| 0x1983 | Transmit STS-3c Path – SONET Control Register- Byte 0 | 0x00 |
| 0x1984 – 0x1992 | Reserved | 0x00 |
| 0x1993 | Transmit STS-3c Path – Transmit J1 Byte Value Register | 0x00 |
| 0x1994 – 0x1996 | Reserved | 0x00 |
| 0x1997 | Transmit STS-3c Path – B3 Byte Mask Register | 0x00 |
| 0x1998 – 0x199A | Reserved | 0x00 |
| 0x199B | Transmit STS-3c Path – Transmit C2 Byte Value Register | 0x00 |
| 0x199C – 0x199E | Reserved | 0x00 |
| 0x199F | Transmit STS-3c Path – Transmit G1 Byte Value Register | 0x00 |
| 0x19A0 – 0x19A2 | Reserved | 0x00 |
| 0x19A3 | Transmit STS-3c Path – Transmit F2 Byte Value Register | 0x00 |

| | | |
|--|---|------|
| 0x19A4 – 0x19A6 | Reserved | 0x00 |
| 0x19A7 | Transmit STS-3c Path – Transmit H4 Byte Value Register | 0x00 |
| 0x19A8 – 0x19AA | Reserved | 0x00 |
| 0x19AB | Transmit STS-3c Path – Transmit Z3 Byte Value Register | 0x00 |
| 0x19AC – 0x19AE | Reserved | 0x00 |
| 0x19AF | Transmit STS-3c Path – Transmit Z4 Byte Value Register | 0x00 |
| 0x19B0 – 0x19B2 | Reserved | 0x00 |
| 0x19B3 | Transmit STS-3c Path – Transmit Z5 Byte Value Register | 0x00 |
| 0x19B4 – 0x19B6 | Reserved | 0x00 |
| 0x19B7 | Transmit STS-3c Path – Transmit Path Control Register – Byte 0 | 0x00 |
| 0x19B8 – 0x19BA | Reserved | 0x00 |
| 0x19BB | Transmit STS-3c Path- Transmit J1 Byte Control Register | 0x00 |
| 0x19BC – 0x19BE | Reserved | 0x00 |
| 0x19BF | Transmit STS-3c Path – Transmit Arbitrary H1 Byte Pointer Register | 0x00 |
| 0x19C0 – 0x19C2 | Reserved | 0x00 |
| 0x19C3 | Transmit STS-3c Path – Transmit Arbitrary H2 Byte Pointer Register | 0x00 |
| 0x19C4 – 0x19C5 | Reserved | 0x00 |
| 0x19C6 | Transmit STS-3c Path – Transmit Pointer Byte Register – Byte 1 | 0x00 |
| 0x19C7 | Transmit STS-3c Path – Transmit Pointer Byte Register – Byte 0 | 0x00 |
| 0x19C8 | Reserved | 0x00 |
| 0x19C9 | Transmit STS-3c Path – RDI-P Control Register – Byte 2 | 0x00 |
| 0x19CA | Transmit STS-3c Path – RDI-P Control Register – Byte 1 | 0x00 |
| 0x19CB | Transmit STS-3c Path – RDI-P Control Register – Byte 0 | 0x00 |
| 0x19CC – 0x19CE | Reserved | 0x00 |
| 0x19CF | Transmit STS-3c Path – Transmit Path Serial Port Control Register | 0x00 |
| 0x19D0 – 0x1AFF | Reserved | 0x00 |
| TRANSMIT STS-3c POH PROCESSOR BLOCK – TRANSMIT J1 (PATH) TRACE MESSAGE BUFFER | | |
| 0x1D00 – 0x1D3F | Transmit STS-3c POH Processor Block – Transmit J1 (Path) Trace Message Buffer | 0x00 |
| 0x1D40 – 0x1DFF | Reserved | 0x00 |

1.2 THE OPERATION CONTROL BLOCK

The Operation Control Block is responsible for the following functions.

- Control of the Interrupt Structure (at the Highest Level within the XRT94L33)
- Control of the Clock Synthesizer block
- Control of the STS-3/STM-1 Telecom Bus Interface
- Control of the STS-1 Telecom Bus Interfaces

The register map for the Operation Control block is presented in the Table below. Additionally, a detailed description of each of the “Operation Control” Block registers is presented below.

1.2.1 OPERATION CONTROL BLOCK REGISTER

Table 2: Operation Control Register Address Map

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUE |
|-----------------------------|------------------|--|---------------|
| 0x00 | 0x0100 | Operation Control Register – Byte 3 | 0x00 |
| 0x01 | 0x0101 | Operation Control Register – Byte 2 | 0x00 |
| 0x02 | 0x0102 | Reserved | 0x00 |
| 0x03 | 0x0103 | Operation Control Register – Byte 0 | 0x00 |
| 0x04 | 0x0104 | Operation Status Register – Byte 3 (Device ID) | 0xE3 |
| 0x05 | 0x0105 | Operation Status Register – Byte 2 (Revision ID) | 0x01 |
| 0x06 – 0x0A | 0x0106 – 0x010A | Reserved | 0x00 |
| 0x0B | 0x010B | Operation Interrupt Status Register – Byte 0 | 0x00 |
| 0x0C – 0x0E | 0x010C – 0x010E | Reserved | 0x00 |
| 0x0F | 0x010F | Operation Interrupt Enable Register – Byte 0 | 0x00 |
| 0x10 – 0x11 | 0x0110 – 0x0111 | Reserved | 0x00 |
| 0x12 | 0x0112 | Operation Block Interrupt Status Register – Byte 1 | 0x00 |
| 0x13 | 0x0113 | Operation Block Interrupt Status Register – Byte 0 | 0x00 |
| 0x14 – 0x15 | 0x0114 – 0x0115 | Reserved | 0x00 |
| 0x16 | 0x0116 | Operation Block Interrupt Enable Register – Byte 1 | 0x00 |
| 0x17 | 0x0117 | Operation Block Interrupt Enable Register – Byte 0 | 0x00 |
| 0x18 – 0x19 | 0x0118 – 0x0119 | Reserved | 0x00 |
| 0x1A | 0x0111A | Reserved | 0x00 |
| 0x1B | 0x011B | Mode Control Register – Byte 0 | 0x00 |
| 0x1C – 0x1E | 0x011C – 0x011E | Reserved | 0x00 |
| 0x1F | 0x011F | Loop-back Control Register – Byte 0 | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUE |
|-----------------------------|------------------|--|---------------|
| 0x20 | 0x0120 | Channel Interrupt Indicator – Receive SONET POH Processor Block | 0x00 |
| 0x21 | 0x0121 | Reserved | 0x00 |
| 0x22 | 0x0122 | Channel Interrupt Indicator – DS3/E3 framer Block | 0x00 |
| 0x23 | 0x0123 | Channel Interrupt Indicator – Receive STS-1 POH Processor Block | 0x00 |
| 0x24 | 0x0124 | Channel Interrupt Indicator – Receive STS-1 TOH Processor Block | 0x00 |
| 0x25 | 0x0125 | Reserved | 0x00 |
| 0x26 | 0x0126 | Channel Interrupt Indicator – STS-1/DS3/E3 Mapper Block | 0x00 |
| 0x27 | 0x0127 | Reserved | 0x00 |
| 0x28 | 0x0128 | Reserved | 0x00 |
| 0x29 | 0x0129 | Reserved | 0x00 |
| 0x2A | 0x012A | Reserved | 0x00 |
| 0x2B – 0x2F | 0x012B – 0x012F | Unused | 0x00 |
| 0x2E | 0x012E | Reserved | 0x00 |
| 0x2F | 0x012F | Reserved | 0x00 |
| 0x30 | 0x0130 | Reserved | 0x00 |
| 0x31 | 0x0131 | Reserved | 0x00 |
| 0x32 | 0x0132 | Interface Control Register – Byte 1 | 0x00 |
| 0x33 | 0x0133 | Interface Control Register – Byte 0 | 0x00 |
| 0x34 | 0x0134 | STS-3/STM-1 Telecom Bus Control Register – Byte 3 | 0x00 |
| 0x35 | 0x0135 | STS-3/STM-1 Telecom Bus Control Register – Byte 2 | 0x00 |
| 0x36 | 0x0136 | Reserved | 0x00 |
| 0x37 | 0x0137 | STS-3/STM-1 Telecom Bus Control Register – Byte 0 | 0x00 |
| 0x38 | 0x0138 | Reserved | 0x00 |
| 0x39 | 0x0139 | Interface Control Register – Byte 2 – STS-1 Telecom Bus 2 | 0x00 |
| 0x3A | 0x013A | Interface Control Register – Byte 1 – STS-1 Telecom Bus 1 | 0x00 |
| 0x3B | 0x013B | Interface Control Register – Byte 0 – STS-1 Telecom Bus 0 | 0x00 |
| 0x3C | 0x013C | Interface Control Register – STS-1 Telecom Bus Interrupt Register | 0x00 |
| 0x3D | 0x013D | Interface Control Register – STS-1 Telecom Bus Interrupt Status Register | 0x00 |
| 0x3E | 0x013E | Interface Control Register – STS-1 Telecom Bus Interrupt | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUE |
|-----------------------------|------------------|---|---------------|
| | | Register # 2 | |
| 0x3F | 0x013F | Interface Control Register – STS-1 Telecom Bus Interrupt Enable Register | 0x00 |
| 0x40 – 0x45 | 0x0140 – 0x0145 | Reserved | 0x00 |
| 0x46 | 0x0146 | Reserved | 0x00 |
| 0x47 | 0x0147 | Operation General Purpose Input/Output Register | 0x00 |
| 0x48 – 0x49 | 0x0148 – 0x0149 | Reserved | 0x00 |
| 0x4A | 0x014A | Reserved | 0x00 |
| 0x4B | 0x014B | Operation General Purpose Input/Output Direction Register | 0x00 |
| 0x4C – 0x4F | 0x014C – 0x014F | Reserved | 0x00 |
| 0x50 | 0x0150 | Operation Output Control Register – Byte 1 | 0x00 |
| 0x51 – 0x52 | 0x0151 – 0x0152 | Reserved | 0x00 |
| 0x53 | 0x0153 | Operation Output Control Register – Byte 0 | 0x00 |
| 0x54 | 0x0154 | Operation Slow Speed Port Control Register – Byte 1 | 0x00 |
| 0x55 – 0x56 | 0x0155 – 0x0156 | Reserved | 0x00 |
| 0x57 | 0x0157 | Operation Slow Speed Port Control Register – Byte 0 | 0x00 |
| 0x58 | 0x0158 | Operation – DS3/E3/STS-1 Clock Frequency Out of Range Detection – Direction Register | 0x00 |
| 0x59 | 0x0159 | Reserved | 0x00 |
| 0x5A | 0x015A | Operation – DS3/E3/STS-1 Clock Frequency – DS3 Out of Range Detection Threshold Register | 0x00 |
| 0x5B | 0x015B | Operation – DS3/E3/STS-1 Clock Frequency – STS-1/E3 Out of Range Detection Threshold Register | 0x00 |
| 0x5C | 0x015C | Reserved | 0x00 |
| 0x5D | 0x015D | Operation – DS3/E3/STS-1 Frequency Out of Range Interrupt Enable Register – Byte 0 | 0x00 |
| 0x5E | 0x015E | Reserved | 0x00 |
| 0x5F | 0x015F | Operation – DS3/E3/STS-1 Frequency Out of Range Interrupt Status Register – Byte 0 | 0x00 |
| 0x60 – 0x7F | 0x0160 – 0x017F | Reserved | 0x00 |
| 0x80 | 0x0180 | APS Mapping Register | 0x00 |
| 0x81 | 0x0181 | APS Control Register | 0x00 |
| 0x82 – 0x93 | 0x0182 – 0x0193 | Reserved | 0x00 |
| 0x94 | 0x0194 | APS Status Register | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUE |
|-----------------------------|------------------|-------------------------------|---------------|
| 0x95 | 0x0195 | Reserved | 0x00 |
| 0x96 | 0x0196 | APS Status Register | 0x00 |
| 0x97 | 0x0197 | APS Status Register | 0x00 |
| 0x98 | 0x0198 | APS Interrupt Register | 0x00 |
| 0x99 | 0x0199 | Reserved | 0x00 |
| 0x9A | 0x019A | APS Interrupt Register | 0x00 |
| 0x9B | 0x019B | APS Interrupt Register | 0x00 |
| 0x9C | 0x019C | APS Interrupt Register | 0x00 |
| 0x9D | 0x019D | Reserved | 0x00 |
| 0x9E | 0x019E | APS Interrupt Enable Register | 0x00 |
| 0x9F | 0x019F | APS Interrupt Enable Register | 0x00 |
| 0xA0 – 0xFF | 0x01A0 – 0x01FF | Reserved | 0x00 |

1.2.2 OPERATION CONTROL REGISTER DESCRIPTIONS

Table 3: Operation Control Register – Byte 3 (Address Location= 0x0100)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-----------------------------|-------|
| Unused | | | | | | Configuration Control [1:0] | |
| R/O | R/O | R/O | R/O | R/O | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | | | | | | | |
|-----------------------------|--|------|--|-----------------------------|-----------------|----|--|----|---|----|--|----|--|
| Bit 7 – Bit 2 | Unused | R/O | Please set to “0” for normal operation. | | | | | | | | | | |
| Bit 1 – Bit 0 | Configuration Control [1:0] | R/W | <p>Configuration Control [1:0]:</p> <p>This READ/WRITE bit-field permits the user to determine the configuration of the XRT94L33.</p> <p>The XRT94L33 can be configured for both Mapper applications and ATM/PPP applications. For Mapper applications, please refer to our “3-channel DS3/E3/STS-1 To STS-3/STM-1 Mapper IC Datasheet”.</p> <p>For ATM/PPP applications, the XRT94L33 can have the following configurations:</p> <table border="1"> <thead> <tr> <th>Configuration Control [1:0]</th> <th>Operation Modes</th> </tr> </thead> <tbody> <tr> <td>00</td> <td> <p>If the user set these bits to “00”, the user is allowing the XRT94L33 to be configured as the following:</p> <ul style="list-style-type: none"> a. A single STS-3c ATM UNI and two-channel DS3/E3 ATM/PPP/HDLC/Clear Channel device b. A single STS3-c ATM UNI and two-channel STS-1 ATM UNI device. c. A single STS-3c PPP and two-channel DS3/E3 ATM/PPP/HDLC/Clear Channel device d. A single STS3-c PPP and two-channel STS-1 PPP device. </td> </tr> <tr> <td>01</td> <td> <p>If the user set these bits to “01”, the user is allowing the XRT94L33 to be configured as a 3 channel DS3/E3 ATM UNI/PPP/HDLC/Clear Channel to STS-3 device (See Figure 1)</p> </td> </tr> <tr> <td>10</td> <td> <p>If the user set these bits to “10”, the user is allowing the XRT94L33 to be configured as either a 3-channel STS-1/DS3/E3 to ATM/PPP device (See Figure 2) or as a 3 channel DS3/E3 to HDLC/CC device (See Figure 3).</p> </td> </tr> <tr> <td>11</td> <td> <p>If the user set these bits to “11”, the user is allowing the XRT94L33 to be configured as a 3 channel ATM/PPP to STS-3 device (See Figure 4).</p> </td> </tr> </tbody> </table> | Configuration Control [1:0] | Operation Modes | 00 | <p>If the user set these bits to “00”, the user is allowing the XRT94L33 to be configured as the following:</p> <ul style="list-style-type: none"> a. A single STS-3c ATM UNI and two-channel DS3/E3 ATM/PPP/HDLC/Clear Channel device b. A single STS3-c ATM UNI and two-channel STS-1 ATM UNI device. c. A single STS-3c PPP and two-channel DS3/E3 ATM/PPP/HDLC/Clear Channel device d. A single STS3-c PPP and two-channel STS-1 PPP device. | 01 | <p>If the user set these bits to “01”, the user is allowing the XRT94L33 to be configured as a 3 channel DS3/E3 ATM UNI/PPP/HDLC/Clear Channel to STS-3 device (See Figure 1)</p> | 10 | <p>If the user set these bits to “10”, the user is allowing the XRT94L33 to be configured as either a 3-channel STS-1/DS3/E3 to ATM/PPP device (See Figure 2) or as a 3 channel DS3/E3 to HDLC/CC device (See Figure 3).</p> | 11 | <p>If the user set these bits to “11”, the user is allowing the XRT94L33 to be configured as a 3 channel ATM/PPP to STS-3 device (See Figure 4).</p> |
| Configuration Control [1:0] | Operation Modes | | | | | | | | | | | | |
| 00 | <p>If the user set these bits to “00”, the user is allowing the XRT94L33 to be configured as the following:</p> <ul style="list-style-type: none"> a. A single STS-3c ATM UNI and two-channel DS3/E3 ATM/PPP/HDLC/Clear Channel device b. A single STS3-c ATM UNI and two-channel STS-1 ATM UNI device. c. A single STS-3c PPP and two-channel DS3/E3 ATM/PPP/HDLC/Clear Channel device d. A single STS3-c PPP and two-channel STS-1 PPP device. | | | | | | | | | | | | |
| 01 | <p>If the user set these bits to “01”, the user is allowing the XRT94L33 to be configured as a 3 channel DS3/E3 ATM UNI/PPP/HDLC/Clear Channel to STS-3 device (See Figure 1)</p> | | | | | | | | | | | | |
| 10 | <p>If the user set these bits to “10”, the user is allowing the XRT94L33 to be configured as either a 3-channel STS-1/DS3/E3 to ATM/PPP device (See Figure 2) or as a 3 channel DS3/E3 to HDLC/CC device (See Figure 3).</p> | | | | | | | | | | | | |
| 11 | <p>If the user set these bits to “11”, the user is allowing the XRT94L33 to be configured as a 3 channel ATM/PPP to STS-3 device (See Figure 4).</p> | | | | | | | | | | | | |

Figure 1: Functional Block Diagram for 3-channel DS3/E3 ATM UNI/PPP to STS-3 Applications




Figure 2: Functional Block Diagram for 3-channel DS3/E3/STS-1 ATM UNI/PPP Applications




Figure 3: Functional Block Diagram for 3-channel DS3/E3 HDLC/Clear Channel Applications




Figure 4: Functional Block Diagram for STS-3 ATM UNI/PPP Applications

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS




Table 4: Operation Control Register – Byte 2 (Address Location= 0x0101)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|---------------------------|------------------------|------------------|
| Unused | | | | | Interrupt Write Clear/RUR | Enable Interrupt Clear | Interrupt Enable |
| R/O | R/O | R/O | R/O | R/O | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|---------------|------------------------------|------|---|
| Bit 7 – Bit 3 | Unused | R/O | Please set to “0” for normal operation. |
| Bit 2 | Interrupt Write to Clear/RUR | R/W | <p>Interrupt – Write to Clear/RUR Select:</p> <p>This READ/WRITE bit-field permits the user to configure all of the “Source-Level” Interrupt Status bits (within the XRT94L33) to either be “Write to Clear” (WTC) or “Reset-upon-Read” (RUR) bits.</p> <p>0 – Configures all “Source-Level” Interrupt Status register bits to function as “Reset-upon-Read” (RUR).</p> <p>1 – Configures all “Source-Level” Interrupt Status register bits to function as “Write-to-Clear” (WTC).</p> |
| Bit 1 | Enable Interrupt Clear | R/W | <p>Enable Auto-Clear of Interrupts Select:</p> <p>This READ/WRITE bit-field permits the user to configure the XRT94L33 to automatically disable all interrupts that are activated.</p> <p>0 – Configures the chip to NOT automatically disable any Interrupts following their activation.</p> <p>1 – Configures the chip to automatically disable all Interrupts following their</p> |

| | | | |
|-------|------------------|-----|---|
| | | | activation. |
| Bit 0 | Interrupt Enable | R/W | <p>Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the XRT94L33 to generate interrupt requests to the Microprocessor.</p> <p>0 – Configures the chip to NOT generate interrupt to the Microprocessor. All interrupts are disabled and the Microprocessor must poll the register bits.</p> <p>1 – Configures the chip to generate interrupts the Microprocessor.</p> |

Table 5: Operation Control Register – Byte 0 (Address Location= 0x0103)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|------------------------|-------|-------|-------|---------|-------|----------|
| Transmit UTOPIA PLL OFF | Receive UTOPIA PLL OFF | | | | PPP/ATM | | SW RESET |
| R/W | R/W | R/O | R/O | R/O | R/W | R/O | R/W |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|--|
| 7 | Transmit UTOPIA PLL OFF | R/W | |
| 6 | Receive UTOPIA PLL OFF | R/W | |
| 5-3 | Unused | R/O | |
| 2 | PPP/ATM | R/W | <p>PPP/ATM UNI Mode Select:</p> <p>This READ-WRITE bit-field permits the user to configure the XRT94L33 to operate in either the ATM UNI or PPP Mode.</p> <p>0 – Configures the UTOPIA/POS-PHY bus to operate in the UTOPIA (ATM) Mode.</p> <p>1 – Configures the UTOPIA/POS-PHY Bus to operate in the POS-PHY Mode.</p> |
| 1 | Unused | R/O | Please set to “0” for normal operation |
| Bit 0 | SW Reset | R/W | <p>Software Reset – SONET Block:</p> <p>This READ/WRITE bit-field permits the user to command a software reset to the SONET/SDH block. If the user invokes a software reset to the SONET/SDH blocks then all of the internal state machines will be reset to their default conditions; and each of the Receive STS-1/STS-3 TOH Processor blocks will undergo a re-frame operation.</p> <p>A “0” to “1” transition, within this bit-field commands this Software Reset.</p> <p>Note:</p> <p>This Software Reset does not reset the command registers to their default state. This can only be achieved by executing a “Hardware RESET” (e.g., by pulling the RESET_L* input pin “LOW”). This Software Reset does not affect the DS3/E3 Framer blocks. The Software Reset bit-field, for the DS3/E3 Framer block can be found in each of the 3 “DS3/E3 Operating Mode” registers (Address Location= 0xNF00).</p> |

Table 6: Operation Status Register – Byte 3 (Address Location= 0x0104)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------|-------|-------|-------|-------|-------|-------|-------|
| Device ID Value | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------|------|--|
| 7 – 0 | Device ID Value | R/O | <p>Device ID Value:</p> <p>This READ-ONLY bit-field is set to the value “0xE3” and permits the user’s software code to uniquely identify this device as being the XRT94L33.</p> |

Table 7: Operation Status Register – Byte 2 (Address Location= 0x0105)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| Revision Number Value | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 – 0 | Revision Number Value | R/O | <p>Revision NumberValue:</p> <p>This READ-ONLY bit-field is set to the value that corresponds to its revision number. Revision A silicon will be set to the value “0x01”. This register permits the user’s software code to uniquely identify the revision number of this device.</p> |

Table 8: Operation Interrupt Status Register – Byte 0 (Address Location= 0x010B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|----------------------------------|
| Unused | | | | | | | TB Parity Error Interrupt Status |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | RUR/WTC |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|---------------|----------------------------------|---------|--|
| Bit 7 – Bit 1 | Unused | R/O | Please set to “0” for normal operation |
| Bit 0 | TB Parity Error Interrupt Status | RUR/WTC | <p>Telecom Bus Parity Error Interrupt Status:</p> <p>This “RESET-upon-READ” bit-field indicates whether or not the “Detection of 155.52Mbps Telecom Bus – Parity Error” interrupt has occurred since the last read of this register bit.</p> <p>0 – Indicates that the “Detection of 155.52Mbps Telecom Bus – Parity Error” interrupt has NOT occurred since the last read of this register bit.</p> <p>1 – Indicates that the “Detection of 155.52Mbps Telecom Bus – Parity Error” interrupt has occurred since the last of this register bit.</p> <p>Note: This register bit is only active if the 155.52Mbps port is configured to operate via the Telecom Bus.</p> |

Table 9: Operation Interrupt Enable Register – Byte 0 (Address Location= 0x010F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|---|
| Unused | | | | | | | Telecom Bus Parity Error Interrupt Enable |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|---------------|----------------------------------|------|---|
| Bit 7 – Bit 1 | Unused | R/O | Please set to “0” for normal operation |
| Bit 0 | TB Parity Error Interrupt Enable | R/W | <p>Telecom Bus Parity Error Interrupt Enable:</p> <p>This “READ/WRITE” bit-field permits the user to either enable or disable the “Detection of 155.52Mbps Telecom Bus – Parity Error” interrupt.</p> <p>0 – Disables the “Detection of 155.52Mbps Telecom Bus – Parity Error” interrupt.</p> <p>1 – Enables the “Detection of 155.52Mbps Telecom Bus – Parity Error” interrupt.</p> <p>Note: This register bit is only active if the 155.52Mbps port is configured to operate via the Telecom Bus.</p> |

Table 10: Operation Block Interrupt Status Register – Byte 1 (Address Location= 0x0112)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------------|--------------------------------------|--------|-------------------------------------|-------------------------------------|--------------------------------------|--|--------|
| Op Control Block Interrupt Status | DS3/E3 Mapper Block Interrupt Status | Unused | Rx STS-1 TOH Block Interrupt Status | Rx STS-1 POH Block Interrupt Status | DS3/E3 Framer Block Interrupt Status | Rx Line Interface Block Interrupt Status | Unused |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|---|
| 7 | Op Control Block Interrupt Status | R/O | <p>Operation Control Block Interrupt Status:</p> <p>This READ-ONLY bit-field indicates whether or not an Operation Control Block-related Interrupt is awaiting service.</p> <p>0 – No Operation Control Block Interrupts are awaiting service.</p> <p>1 – At least one “Operation Control Block” Interrupt is awaiting service.</p> |
| 6 | DS3/E3 Mapper Block Interrupt Status | R/O | <p>DS3/E3 Mapper Block Interrupt Status:</p> <p>This READ-ONLY bit-field indicates whether or not a Mapper Block-related Interrupt is awaiting service.</p> <p>0 – No Mapper Block interrupt is awaiting service.</p> <p>1 – At least one “Mapper Block” Interrupt is awaiting service.</p> |
| 5 | Unused | R/O | |
| 4 | Rx STS-1 TOH Block Interrupt Status | R/O | <p>STS-1 Receive Transport Overhead (TOH) Processor Block Interrupt Status:</p> <p>This READ-ONLY bit-field indicates whether or not an “Receive STS-1 TOH Processor” Block Interrupt is awaiting service.</p> <p>0 – No “Receive STS-1 TOH Processor” block interrupt is awaiting service.</p> <p>1 – At least one “Receive STS-1 TOH Processor” block interrupt is awaiting service.</p> <p>Note: This bit-field is in-active if the XRT94L33 has been configured to operate in the SDH Mode.</p> |
| 3 | Rx STS-1 POH Block Interrupt Status | R/O | <p>Receive STS-1 Path Overhead (POH) Processor Block Interrupt Status:</p> <p>This READ-ONLY bit-field indicates whether or not an “Receive STS-1 POH Processor” Block Interrupt is awaiting service.</p> <p>0 – No “Receive STS-1 POH Processor” block interrupt is awaiting service.</p> <p>1 – At least one “Receive STS-1 POH Processor” block interrupt is awaiting service.</p> <p>Note: This bit-field is in-active if the XRT94L33 has been configured to operate in the SDH Mode.</p> |
| 2 | DS3/E3 Framer Block Interrupt Status | R/O | <p>DS3/E3 Framer Block Interrupt Status</p> <p>This READ-ONLY bit-field indicates whether or not a “DS3/E3 Framer</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--|-----|--|
| | | | <p>Block” interrupt is awaiting service.</p> <p>0 – No “DS3/E3 Framer” block interrupt is awaiting service.</p> <p>1 – At least one “DS3/E3 Framer” block interrupt is awaiting service.</p> |
| 1 | Rx Line Interface Block Interrupt Status | R/O | <p>Receive Line Interface Block Interrupt Status</p> <p>This READ-ONLY bit-field indicates whether or not a “Receive Line Interface Block” interrupt is awaiting service.</p> <p>0 – No “Receive Line Interface” block interrupt is awaiting service.</p> <p>1 – At least one “Receive Line Interface” block interrupt is awaiting service.</p> |
| 0 | Unused | R/O | |

Table 11: Operation Block Interrupt Status Register – Byte 0 (Address Location= 0x0113)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|--|---|--|--|--------|-------|---|
| Receive ATM Cell Processor Block Interrupt Status | Receive STS-3/STM-1 TOH Block Interrupt Status | Receive SONET/VC-3 POH Block Interrupt Status | Receive PPP Processor Block Interrupt Status | Transmit ATM Cell Processor Block Interrupt Status | Unused | | Transmit PPP Processor Block Interrupt Status |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 | Receive ATM Cell Processor Block Interrupt Status | R/O | <p>Receive ATM Cell Processor Block Interrupt Status:</p> <p>This READ-ONLY bit-field indicates whether or not a “Receive ATM Cell Processor Block” interrupt is awaiting service.</p> <p>0 – No “Receive ATM Cell Processor Block” Interrupt is awaiting service.</p> <p>1 – At least one “Receive ATM Cell Processor Block” interrupt is awaiting service.</p> |
| 6 | Receive STS-3/STM-1 TOH Block Interrupt Status | R/O | <p>Receive STS-3/STM-1 TOH Processor Block Interrupt Status:</p> <p>This READ-ONLY bit-field indicates whether or not a “Receive STS-3/STM-1 TOH Processor Block” interrupt is awaiting service.</p> <p>0 – No “Receive STS-3/STM-1 TOH Processor Block” Interrupt is awaiting service.</p> <p>1 – At least one “Receive STS-3/STM-1 TOH Processor Block” interrupt is awaiting service.</p> |
| 5 | Receive SONET/VC-3 POH Block Interrupt Status | R/O | <p>Receive SONET/VC-3 POH Processor Block Interrupt Status:</p> <p>This READ-ONLY bit-field indicates whether or not a “Receive SONET/VC-3 POH Processor Block” interrupt is awaiting service.</p> <p>0 – No “Receive SONET/VC-3 POH Processor Block” Interrupt is awaiting service.</p> <p>1 – At least one “Receive SONET/VC-3 POH Processor Block” Interrupt is awaiting service.</p> |
| 4 | Receive PPP Processor Block Interrupt Status | R/O | <p>Receive PPP Processor Block Interrupt Status:</p> <p>This READ-ONLY bit-field indicates whether or not a “Receive PPP Processor Block” interrupt is awaiting service.</p> <p>0 – No “Receive PPP Processor Block” Interrupt is awaiting service.</p> <p>1 – At least one “Receive PPP Processor Block” interrupt is awaiting service.</p> |
| 3 | Transmit ATM Cell Processor Block Interrupt Status | R/O | <p>Transmit ATM Cell Processor Block Interrupt Status:</p> <p>This READ-ONLY bit-field indicates whether or not a “Transmit ATM Cell Processor Block” interrupt is awaiting service.</p> <p>0 – No “Transmit ATM Cell Processor Block” Interrupt is awaiting service.</p> <p>1 – At least one “Transmit ATM Cell Processor Block” interrupt is awaiting service.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|-----|---|-----|---|
| 2-1 | Unused | R/O | |
| 0 | Transmit PPP Processor Block Interrupt Status | R/O | <p>Transmit PPP Processor Block Interrupt Status:</p> <p>This READ-ONLY bit-field indicates whether or not a “Transmit PPP Processor Block” interrupt is awaiting service.</p> <p>0 – No “Transmit PPP Processor Block” Interrupt is awaiting service.</p> <p>1 – At least one “Transmit PPP Processor Block” Interrupt is awaiting service.</p> |

Table 12: Operation Block Interrupt Enable Register – Byte 1 (Address Location= 0x0116)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------------|--------------------------------------|--------|-------------------------------------|-------------------------------------|--------------------------------------|--|--------|
| Op Control Block Interrupt Enable | DS3/E3 Mapper Block Interrupt Enable | Unused | Rx STS-1 TOH Block Interrupt Enable | Rx STS-1 POH Block Interrupt Enable | DS3/E3 Framer Block Interrupt Enable | Rx Line Interface Block Interrupt Enable | Unused |
| R/W | R/W | R/O | R/W | R/W | R/W | R/W | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|--|
| 7 | Op Control Block Interrupt Enable | R/W | <p>Operation Control Block Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the Operation Control Block for interrupt generation. If the user writes a “0” to this register bit and disables the “Operation Control Block” (for interrupt generation), then all “Operation Control Block” interrupts will be disabled for interrupt generation. If the user writes a “1” to this register bit, he/she will still need to enable the individual “Operation Control Block” interrupt(s) at the “Source Level” in order to enable that particular interrupt.</p> <p>0 – Disable all “Operation Control Block” interrupts within the device. 1 – Enables the “Operation Control Block” at the “Block-Level” for interrupt generation</p> |
| 6 | DS3/E3 Mapper Block Interrupt Enable | R/W | <p>DS3/E3 Mapper Block Interrupt Enable:</p> <p>This READ/WRITE bit permits the user to either enable or disable the Mapper Block for interrupt generation. If the user writes a “0” to this register bit and disables the “Mapper Block” (for interrupt generation), then all “Mapper Block” interrupts will be disabled for interrupt generation. If the user writes a “1” to this register bit, he/she will still need to enable the individual “Mapper Block” interrupt(s) at the “Source Level” in order to enable that particular interrupt.</p> <p>0 – Disable all “Mapper Block” interrupts within the device. 1 – Enables the “Mapper Block” at the “Block-Level”</p> |
| 5 | Unused | R/O | |
| 4 | Rx STS-1 TOH Block Interrupt Enable | R/W | <p>Receive STS-1 TOH (Transport Overhead) Processor Block Interrupt Enable:</p> <p>This READ/WRITE bit permits the user to either enable or disable the Receive STS-1 TOH Processor Block for interrupt generation. If the user writes a “0” to this register bit and disables the “Receive STS-1 TOH Processor Block” (for interrupt generation), then all “Receive STS-1 TOH Processor Block” interrupts will be disabled for interrupt generation. If the user writes a “1” to this register bit, he/she will still need to enable the individual “Receive STS-1 TOH Processor Block” interrupt(s) at the “Source Level” in order to enable that particular interrupt.</p> <p>0 – Disable all “Receive STS-1 TOH Processor Block” interrupts within the device. 1 – Enables the “Receive STS-1 TOH Processor Block” at the “Block-Level”.</p> <p>Note: This bit-field is inactive if the XRT94L33 has been configured to operate in the SDH Mode.</p> |
| 3 | Rx STS-1 POH Block Interrupt Enable | R/W | <p>Receive STS-1 POH (Path Overhead) Processor Block Interrupt Enable:</p> <p>This READ/WRITE bit permits the user to either enable or disable the Receive</p> |

| | | | |
|---|---|-----|--|
| | Enable | | <p>STS-1 POH Processor Block for interrupt generation. If the user writes a “0” to this register bit and disables the “Receive STS-1 POH Processor Block” (for interrupt generation), then all “Receive STS-1 POH Processor Block” interrupts will be disabled for interrupt generation. If the user writes a “1” to this register bit, he/she will still need to enable the individual “Receive STS-1 POH Processor Block” interrupt(s) at the “Source Level” in order to enable that particular interrupt.</p> <p>0 – Disable all “Receive STS-1 POH Processor Block” interrupts within the device.</p> <p>1 – Enables the “Receive STS-1 POH Processor Block” at the “Block-Level”.</p> <p>Note: <i>This bit-field is inactive if the XRT94L33 has been configured to operate in the SDH Mode.</i></p> |
| 2 | DS3/E3 Framer Block Interrupt Enable | R/W | <p>DS3/E3 Framer Block Interrupt Enable:</p> <p>This READ/WRITE bit permits the user to either enable or disable the DS3/E3 Framer Block for interrupt generation. If the user writes a “0” to this register bit and disables the “DS3/E3 Framer Block” (for interrupt generation), then all “DS3/E3 Framer Block” interrupts will be disabled for interrupt generation. If the user writes a “1” to this register bit, he/she will still need to enable the individual “DS3/E3 Framer Block” interrupt(s) at the “Source Level” in order to enable that particular interrupt.</p> <p>0 – Disable all “DS3/E3 Framer Block” interrupts within the device.</p> <p>1 – Enables the “DS3/E3 Framer Block” at the “Block-Level”.</p> |
| 1 | Rx Line Interface Block Interrupt Enable | R/W | <p>Receive Line Interface Block Interrupt Enable:</p> <p>This READ/WRITE bit permits the user to either enable or disable the Receive Line Interface Block for interrupt generation. If the user writes a “0” to this register bit and disables the “Receive Line Interface Block” (for interrupt generation), then all “Receive Line Interface Block” interrupts will be disabled for interrupt generation. If the user writes a “1” to this register bit, he/she will still need to enable the individual “Receive Line Interface Block” interrupt(s) at the “Source Level” in order to enable that particular interrupt.</p> <p>0 – Disable all “Receive Line Interface Block” interrupts within the device.</p> <p>1 – Enables the “Receive Line Interface Block” at the “Block-Level”.</p> |
| 0 | Unused | R/O | |

Table 13: Operation Block Interrupt Enable Register – Byte 0 (Address Location= 0x0117)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|--|---|--|--|--------|-------|---|
| Receive ATM Cell Processor Block Interrupt Enable | Receive STS-3/STM-1 TOH Block Interrupt Enable | Receive SONET/VC-3 POH Block Interrupt Enable | Receive PPP Processor Block Interrupt Enable | Transmit ATM Cell Processor Block Interrupt Enable | Unused | | Transmit PPP Processor Block Interrupt Enable |
| R/W | R/W | R/W | R/W | R/W | R/O | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 | Receive ATM Cell Processor Block Interrupt Enable | R/W | <p>Receive ATM Cell Processor Block Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Receive ATM Cell Processor Block” for interrupt generation. If the user writes a “0” to this register bit and disables the “Receive ATM Cell Processor Block” (for interrupt generation), then all “Receive ATM Cell Processor Block” interrupts will be disabled for interrupt generation. If the user writes a “1” to this register bit, he/she will still need to enable the individual “Receive ATM Cell Processor Block” interrupt(s) at the “Source Level” in order to enable that particular interrupt.</p> <p>0 – Disables all “Receive ATM Cell Processor Block” interrupts within the device.</p> <p>1 – Enables the “Receive ATM Cell Processor Block at the “Block Level” for interrupt generation.</p> |
| 6 | Receive STS-3/STM-1 TOH Processor Block Interrupt Enable | R/W | <p>Receive STS-3/STM-1 TOH Processor Block Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Receive STS-3/STM-1 TOH Processor Block” for interrupt generation. If the user writes a “0” to this register bit and disables the “Receive STS-3/STM-1 TOH Processor Block” (for interrupt generation), then all “Receive STS-3/STM-1 TOH Processor Block” interrupts will be disabled for interrupt generation. If the user writes a “1” to this register bit, he/she will still need to enable the individual “Receive STS-3/STM-1 TOH Processor Block” interrupt(s) at the “Source Level” in order to enable that particular interrupt.</p> <p>0 – Disables all “Receive STS-3/STM-1 TOH Processor Block” interrupts within the device.</p> <p>1 – Enables the “Receive STS-3/STM-1 TOH Processor Block” at the “Block Level” for interrupt generation.</p> |
| 5 | Receive SONET/VC-3 POH Processor Block Interrupt Enable | R/W | <p>Receive SONET/VC-3 POH Processor Block Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Receive SONET/VC-3 POH Processor Block” for interrupt generation. If the user writes a “0” into this register bit and disables the “Receive SONET/VC-3 POH Processor Block” (for interrupt generation), then all “Receive SONET/VC-3 Processor Block” interrupts will be disabled for interrupt generation. If the user writes a “1” to this register bit, then he/she will still need to enable the individual “Receive SONET/VC-3 POH Processor Block” Interrupt(s) at the “Source Level” in order to enable that particular interrupt.</p> <p>0 – Disables all “Receive SONET/VC-3 POH Processor Block” Interrupts</p> |

| | | | |
|-------|--|-----|---|
| | | | <p>within the device.</p> <p>1 – Enables the “Receive SONET/VC-3 POH Processor Block” at the “Block Level” for interrupt generation.</p> |
| 4 | Receive PPP Processor Block Interrupt Enable | R/W | <p>Receive PPP Processor Block Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Receive PPP Processor Block” for interrupt generation. If the user writes a “0” to this register bit and disables the “Receive PPP Processor Block” (for interrupt generation), then all “Receive PPP Processor Block” interrupts will be disabled for interrupt generation. If the user writes a “1” to this register bit, he/she will still need to enable the individual “Receive PPP Processor Block” interrupt(s) at the “Source Level” in order to enable that particular interrupt.</p> <p>0 – Disables all “Receive PPP Processor Block” interrupts within the device.</p> <p>1 – Enables the “Receive PPP Processor Block” at the “Block Level” for interrupt generation.</p> |
| 3 | Transmit ATM Cell Processor Block Interrupt Enable | R/W | <p>Transmit ATM Cell Processor Block Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Transmit ATM Cell Processor Block” for interrupt generation. If the user writes a “0” to this register bit and disables the “Transmit ATM Cell Processor Block” (for interrupt generation), then all “Transmit ATM Cell Processor Block” interrupts will be disabled for interrupt generation. If the user writes a “1” to this register bit, he/she will still need to enable the individual “Transmit ATM Cell Processor Block” interrupt(s) at the “Source Level” in order to enable that particular interrupt.</p> <p>0 – Disables all “Transmit ATM Cell Processor Block” interrupts within the device.</p> <p>1 – Enables the “Transmit ATM Cell Processor Block” at the “Block Level” for interrupt generation.</p> |
| 2 – 1 | Unused | R/O | |
| 0 | Transmit PPP Processor Block Interrupt Enable | R/W | <p>Transmit PPP Processor Block Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Transmit PPP Processor Block” for interrupt generation. If the user writes a “0” to this register bit and disables the “Transmit PPP Processor Block” (for interrupt generation), then all “Transmit PPP Processor Block” interrupts will be disabled for interrupt generation. If the user writes a “1” to this register bit, he/she will still need to enable the individual “Transmit PPP Processor Block” interrupt(s) at the “Source Level” in order to enable that particular interrupt.</p> <p>0 – Disables all “Transmit PPP Processor Block” interrupts within the device.</p> <p>1 – Enables the “Transmit PPP Processor Block” at the “Block Level” for interrupt generation.</p> |

Table 14: Mode Control Register – Byte 0 (Address Location= 0x011B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------------------|--------------|-------------|--------------|----------|-------|-------|----------------------------|
| Disable Jitter Attenuator Fast Lock | TBUS0_IS_SDH | V1_PULSE_EN | TBUS0_MASTER | Reserved | | | AU-3/TUG-3* Mapping Select |
| R/W | R/W | R/W | R/W | R/O | R/O | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------|------|--|
| 7 | DISFASTLOCK | R/W | <p>Disable Jitter Attenuator Fast lock:</p> <p>This READ/WRITE bit field is used to disable the fast lock feature for the Jitter Attenuator block</p> <p>0 – Fast Lock feature is enabled</p> <p>1 – Fast Lock feature is disabled</p> <p>Note: To configure the XRT94L33 such that it will comply with the Telcordia GR-253-CORE APS Recovery time requirements of 50ms, then the “Fast Lock” feature MUST be enabled within the Jitter Attenuator block, by setting this bit-field to “0”</p> |
| 6 | TBUS0_IS_SDH | R/W | <p>Telecom Bus 0 operating in SDH Mode</p> <p>This bit is used to qualify and process a Highrate SDH signal for Subrate Telecom Bus 0 operation.</p> <p>0- Clearing this bit will disable SDH format signal validation on Telecom Bus 0. Subrate Telecom Bus 0 RxD[7:0] data bus output will be disabled.</p> <p>1 - Setting this bit will enable SDH format signal validation on Telecom Bus 0. It enables RxD[7:0] data bus output upon reception of a valid SDH signal format structure.</p> <p>Note: This bit must be enabled in SDH mode for Subrate Telecom Bus 0 operation. This bit is ignored and does not apply in SONET mode of operation.</p> |
| 5 | V1_PULSE_EN | R/W | <p>V1 Pulse Enable</p> <p>This bit provides the option of using an additional pulse on the Telecom Drop Bus RxD_C1J1 output pin and Telecom Add Bus TxA_C1J1 pin to denote the location or onset of V1 Byte within the Synchronous Payload Envelope/Virtual Container of the SONET/SDH frame whenever the Telecom Bus is processing the Virtual Tributary Group/Virtual Container multi-frame boundary</p> <p>0 - Telecom Bus 0 in STS-3/STM-1 mode will not indicate a V1 pulse on RxD_C1J1V1 output pin and TxA_C1J1V1 pin to indicate VT/VC multi-frame boundary.</p> <p>1 - Telecom Bus 0 in STS-3/STM-1 mode has V1 pulse added on RxD_C1J1V1 output pin and TxA_C1J1V1 pin to indicate VT/VC multi-frame boundary</p> |
| 4 | TBUS0_MASTER | R/W | <p>Select Phase Timing Reference</p> <p>This bit selects TxA_C1J1V1 and TxA_PL phase timing reference when operating the Subrate Add Telecom Bus 0 in Rephase OFF mode.</p> <p>0 - Add Telecom Bus 0 timing in Slave Mode. TxA_C1J1V1 and TxA_PL pins are inputs.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|-------|-------------|-----|---|
| | | | 1 - Add Telecom Bus 0 timing in Master Mode. TxA_C1J1V1 and TxA_PL pins are outputs. |
| 3 - 1 | Unused | R/O | Reserved |
| 0 | AU-3/TUG-3* | R/W | <p>AU-3/TUG-3 Mapping Select:</p> <p>This READ/WRITE bit-field is used to to specify how the DS3/E3 data, associated with Channels 0, 1 and 2 are mapped into an SDH signal, as indicated below.</p> <p>0 – DS3/E3 Channels are mapped into a VC-3, a TU-3, and then finally a TUG-3 structure, when being mapped into an STM-1 signal.</p> <p>1 – DS3/E3 Channels are mapped into a VC-3 and then an AU-3 when being mapped into an STM-1 signal.</p> <p>Note: <i>This register bit is only active if the XRT94L33 has been configured to operate in the SDH Mode.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 15: Loop-back Control Register – Byte 0 (Address Location= 0x011F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|----------------|-------|-------|-------|
| Unused | | | | Loop-back[3:0] | | | |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | | | | | | | | | |
|----------------|---|------|---|----------------|--------------------------|------|---------------------------------------|------|---|------|--|------|--|-------------|-----------------------|
| 7 - 4 | Unused | R/O | | | | | | | | | | | | | |
| 3 - 0 | Loop-back[3:0] | R/W | <p>Loop-back Mode[3:0]</p> <p>These four READ/WRITE bits-fields permit the user to configure the XRT94L33 to operate in a variety of loop-back modes, as is tabulated below.</p> <table border="1"> <thead> <tr> <th>Loop-back[3:0]</th> <th>Resulting Loop-back Mode</th> </tr> </thead> <tbody> <tr> <td>0000</td> <td>Normal Mode (e.g., No Loop-back Mode)</td> </tr> <tr> <td>0001</td> <td> <p>Remote Line Loop-back:</p> <p>In this mode, all data that is received by the “Receive STS-3/STM-1 PECL Interface” block will be routed to the “Transmit STS-3/STM-1 PECL Interface” block.</p> <p>Note: If the user invokes this loop-back, then he/she must configure the Transmit STS-3/STM-1 PECL Interface to operate in the Loop-timing mode by setting Bit 6 within the Receive Line Interface Control Register – Byte 1, to “1” (Address Location: 0x0302).</p> </td> </tr> <tr> <td>0010</td> <td> <p>Local Transport Loop-back:</p> <p>In this mode, all data that is being output via the “Transmit STS-3 TOH Processor” block will also be routed to the “Receive STS-3 TOH Processor” block.</p> </td> </tr> <tr> <td>0011</td> <td> <p>Local Path Loop-back:</p> <p>In this mode, all data that is output by the Transmit SONET POH Processor block (e.g., towards the “Transmit STS-3 TOH Processor” block) will be routed to the “Receive SONET POH Processor” block.</p> <p>Note: This mode effect all 3 Transmit SONET POH Processor and Receive SONET POH Processor blocks.</p> </td> </tr> <tr> <td>0100 - 1111</td> <td>Reserved – Do Not Use</td> </tr> </tbody> </table> | Loop-back[3:0] | Resulting Loop-back Mode | 0000 | Normal Mode (e.g., No Loop-back Mode) | 0001 | <p>Remote Line Loop-back:</p> <p>In this mode, all data that is received by the “Receive STS-3/STM-1 PECL Interface” block will be routed to the “Transmit STS-3/STM-1 PECL Interface” block.</p> <p>Note: If the user invokes this loop-back, then he/she must configure the Transmit STS-3/STM-1 PECL Interface to operate in the Loop-timing mode by setting Bit 6 within the Receive Line Interface Control Register – Byte 1, to “1” (Address Location: 0x0302).</p> | 0010 | <p>Local Transport Loop-back:</p> <p>In this mode, all data that is being output via the “Transmit STS-3 TOH Processor” block will also be routed to the “Receive STS-3 TOH Processor” block.</p> | 0011 | <p>Local Path Loop-back:</p> <p>In this mode, all data that is output by the Transmit SONET POH Processor block (e.g., towards the “Transmit STS-3 TOH Processor” block) will be routed to the “Receive SONET POH Processor” block.</p> <p>Note: This mode effect all 3 Transmit SONET POH Processor and Receive SONET POH Processor blocks.</p> | 0100 - 1111 | Reserved – Do Not Use |
| Loop-back[3:0] | Resulting Loop-back Mode | | | | | | | | | | | | | | |
| 0000 | Normal Mode (e.g., No Loop-back Mode) | | | | | | | | | | | | | | |
| 0001 | <p>Remote Line Loop-back:</p> <p>In this mode, all data that is received by the “Receive STS-3/STM-1 PECL Interface” block will be routed to the “Transmit STS-3/STM-1 PECL Interface” block.</p> <p>Note: If the user invokes this loop-back, then he/she must configure the Transmit STS-3/STM-1 PECL Interface to operate in the Loop-timing mode by setting Bit 6 within the Receive Line Interface Control Register – Byte 1, to “1” (Address Location: 0x0302).</p> | | | | | | | | | | | | | | |
| 0010 | <p>Local Transport Loop-back:</p> <p>In this mode, all data that is being output via the “Transmit STS-3 TOH Processor” block will also be routed to the “Receive STS-3 TOH Processor” block.</p> | | | | | | | | | | | | | | |
| 0011 | <p>Local Path Loop-back:</p> <p>In this mode, all data that is output by the Transmit SONET POH Processor block (e.g., towards the “Transmit STS-3 TOH Processor” block) will be routed to the “Receive SONET POH Processor” block.</p> <p>Note: This mode effect all 3 Transmit SONET POH Processor and Receive SONET POH Processor blocks.</p> | | | | | | | | | | | | | | |
| 0100 - 1111 | Reserved – Do Not Use | | | | | | | | | | | | | | |

Table 16: Channel Interrupt Indicator – Receive SONET POH Processor Block (Address Location= 0x0120)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|---|----------------------------|-----------------------------------|-----------------------------------|-----------------------------------|
| Unused | | | Rx STS-3c POH Processor Block Interrupt | Rx SDH POH Block Interrupt | Rx SONET POH Block Interrupt Ch 2 | Rx SONET POH Block Interrupt Ch 1 | Rx SONET POH Block Interrupt Ch 0 |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7-5 | Unused | | |
| 4 | Rx STS-3c POH Block Interrupt | R/O | <p>Receive STS-3c POH Processor Block Interrupt:</p> <p>This READ/ONLY bit-field indicates whether or not the “Receive STS-3c POH Processor” block, associated with Channel 0 is declaring an Interrupt, as described below.</p> <p>0 – The Receive STS-3c POH Processor block, associated with Channel 0 is NOT declaring an Interrupt.</p> <p>1 – The Receive STS-3c POH Processor block, associated with Channel 0 is currently declaring an Interrupt.</p> <p><i>Note: This register bit is only active if the XRT94L33 has been configured to support an STS-3c signal via Channel 0.</i></p> |
| 3 | Rx SDH POH Block Interrupt | R/O | <p>Receive SDH POH Processor Block Interrupt:</p> <p>This READ/ONLY bit-field indicates whether or not the “Receive SDH POH Processor” block, associated with Channel 3 is declaring an Interrupt, as described below.</p> <p>0 – The Receive SDH POH Processor block, associated with Channel 3 is NOT declaring an Interrupt.</p> <p>1 – The Receive SDH POH Processor block, associated with Channel 3 is currently declaring an interrupt.</p> |
| 2 | Rx SONET POH Block Interrupt Channel 2 | R/O | <p>Receive SONET POH Processor Block Interrupt – Channel 2:</p> <p>This READ/ONLY bit-field indicates whether or not the “Receive SONET POH Processor” block, associated with Channel 2 is declaring an Interrupt, as described below.</p> <p>0 – The Receive SONET POH Processor block, associated with Channel 2 is NOT declaring an Interrupt.</p> <p>1 – The Receive SONET POH Processor block, associated with Channel 2 is currently declaring an interrupt.</p> |
| 1 | Rx SONET POH Block Interrupt Channel 1 | R/O | <p>Receive SONET POH Processor Block Interrupt – Channel 1:</p> <p>This READ/ONLY bit-field indicates whether or not the “Receive SONET POH Processor” block, associated with Channel 1 is declaring an Interrupt, as described below.</p> <p>0 – The Receive SONET POH Processor block, associated with Channel 9 is NOT declaring an Interrupt.</p> <p>1 – The Receive SONET POH Processor block, associated with Channel 9 is currently declaring an interrupt.</p> |

| | | | |
|---|--|-----|--|
| 0 | Rx SONET POH Block Interrupt Channel 0 | R/O | <p>Receive SONET POH Processor Block Interrupt :</p> <p>This READ/ONLY bit-field indicates whether or not the “Receive SONET POH Processor” block, associated with Channel 0 is declaring an Interrupt, as described below.</p> <p>0 – The Receive SONET POH Processor block, associated with Channel 0 is NOT declaring an Interrupt.</p> <p>1 – The Receive SONET POH Processor block, associated with Channel 0 is currently declaring an interrupt.</p> |
|---|--|-----|--|

Table 17: Channel Interrupt Indicator – DS3/E3 Framer Block (Address Location= 0x0122)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|--|--|--|
| Unused | | | | | DS3/E3 Framer Block Interrupt Ch 2 | DS3/E3 Framer Block Interrupt Ch 1 | DS3/E3 Framer Block Interrupt Ch 0 |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------------|------|---|
| 7 – 3 | Unused | R/O | |
| 2 | DS3/E3 Framer Block Interrupt Ch 2 | R/O | <p>DS3/E3 Framer Block Interrupt – Channel 2:</p> <p>This READ/ONLY bit-field indicates whether or not the “DS3/E3 Framer” block, associated with Channel 2 is declaring an Interrupt, as described below.</p> <p>0 – The DS3/E3 Framer block, associated with Channel 2 is NOT declaring an Interrupt.</p> <p>1 – The DS3/E3 Framer block, associated with Channel 2 is currently declaring an interrupt.</p> |
| 1 | DS3/E3 Framer Block Interrupt Ch 1 | R/O | <p>DS3/E3 Framer Block Interrupt – Channel 1:</p> <p>This READ/ONLY bit-field indicates whether or not the “DS3/E3 Framer” block, associated with Channel 1 is declaring an Interrupt, as described below.</p> <p>0 – The DS3/E3 Framer block, associated with Channel 1 is NOT declaring an Interrupt.</p> <p>1 – The DS3/E3 Framer block, associated with Channel 1 is currently declaring an interrupt.</p> |
| 0 | DS3/E3 Framer Block Interrupt Ch 0 | R/O | <p>DS3/E3 Framer Block Interrupt – Channel 0:</p> <p>This READ/ONLY bit-field indicates whether or not the “DS3/E3 Framer” block, associated with Channel 0 is declaring an Interrupt, as described below.</p> <p>0 – The DS3/E3 Framer block, associated with Channel 0 is NOT declaring an Interrupt.</p> <p>1 – The DS3/E3 Framer block, associated with Channel 0 is currently declaring an interrupt.</p> |

Table 18: Channel Interrupt Indicator – Receive STS-1 POH Processor Block (Address Location=0x0123)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-----------------------------------|-----------------------------------|-----------------------------------|
| Unused | | | | | Rx STS-1 POH Block Interrupt Ch 2 | Rx STS-1 POH Block Interrupt Ch 1 | Rx STS-1 POH Block Interrupt Ch 0 |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 3 | Unused | R/O | |
| 2 | Rx STS-1 POH Block Interrupt Channel 2 | R/O | <p>Receive STS-1 POH Processor Block Interrupt – Channel 2:</p> <p>This READ/ONLY bit-field indicates whether or not the “Receive STS-1 POH Processor” block, associated with Channel 2 is declaring an Interrupt, as described below.</p> <p>0 – The Receive STS-1 POH Processor block, associated with Channel 2 is NOT declaring an Interrupt.</p> <p>1 – The Receive STS-1 POH Processor block, associated with Channel 2 is currently declaring an interrupt.</p> |
| 1 | Rx STS-1 POH Block Interrupt Channel 1 | R/O | <p>Receive STS-1 POH Processor Block Interrupt – Channel 1:</p> <p>This READ/ONLY bit-field indicates whether or not the “Receive STS-1 POH Processor” block, associated with Channel 1 is declaring an Interrupt, as described below.</p> <p>0 – The Receive STS-1 POH Processor block, associated with Channel 1 is NOT declaring an Interrupt.</p> <p>1 – The Receive STS-1 POH Processor block, associated with Channel 1 is currently declaring an interrupt.</p> |
| 0 | Rx STS-1 POH Block Interrupt Channel 0 | R/O | <p>Receive STS-1 POH Processor Block Interrupt – Channel 0:</p> <p>This READ/ONLY bit-field indicates whether or not the “Receive STS-1 POH Processor” block, associated with Channel 0 is declaring an Interrupt, as described below.</p> <p>0 – The Receive STS-1 POH Processor block, associated with Channel 0 is NOT declaring an Interrupt.</p> <p>1 – The Receive STS-1 POH Processor block, associated with Channel 0 is currently declaring an interrupt.</p> |

Table 19: Channel Interrupt Indicator – Receive STS-1 TOH Processor Block (Address Location= 0x0124)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-----------------------------------|-----------------------------------|-----------------------------------|
| Unused | | | | | Rx STS-1 TOH Block Interrupt Ch 2 | Rx STS-1 TOH Block Interrupt Ch 1 | Rx STS-1 TOH Block Interrupt Ch 0 |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 3 | Unused | R/O | |
| 2 | Rx STS-1 TOH Block Interrupt Channel 2 | R/O | <p>Receive STS-1 TOH Processor Block Interrupt – Channel 2:</p> <p>This READ/ONLY bit-field indicates whether or not the “Receive STS-1 TOH Processor” block, associated with Channel 2 is declaring an Interrupt, as described below.</p> <p>0 – The Receive STS-1 TOH Processor block, associated with Channel 2 is NOT declaring an Interrupt.</p> <p>1 – The Receive STS-1 TOH Processor block, associated with Channel 2 is currently declaring an interrupt.</p> |
| 1 | Rx STS-1 TOH Block Interrupt Channel 1 | R/O | <p>Receive STS-1 TOH Processor Block Interrupt – Channel 1:</p> <p>This READ/ONLY bit-field indicates whether or not the “Receive STS-1 TOH Processor” block, associated with Channel 1 is declaring an Interrupt, as described below.</p> <p>0 – The Receive STS-1 TOH Processor block, associated with Channel 1 is NOT declaring an Interrupt.</p> <p>1 – The Receive STS-1 TOH Processor block, associated with Channel 1 is currently declaring an interrupt.</p> |
| 0 | Rx STS-1 TOH Block Interrupt Channel 0 | R/O | <p>Receive STS-1 TOH Processor Block Interrupt – Channel 0:</p> <p>This READ/ONLY bit-field indicates whether or not the “Receive STS-1 TOH Processor” block, associated with Channel 0 is declaring an Interrupt, as described below.</p> <p>0 – The Receive STS-1 TOH Processor block, associated with Channel 0 is NOT declaring an Interrupt.</p> <p>1 – The Receive STS-1 TOH Processor block, associated with Channel 0 is currently declaring an interrupt.</p> |

Table 20: Channel Interrupt Indicator –DS3/E3 Mapper Block (Address Location= 0x0126)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|------------------------------------|------------------------------------|------------------------------------|
| Unused | | | | | DS3/E3 Mapper Block Interrupt Ch 2 | DS3/E3 Mapper Block Interrupt Ch 1 | DS3/E3 Mapper Block Interrupt Ch 0 |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 – 3 | Unused | R/O | |
| 2 | DS3/E3 Mapper Block Interrupt Channel 2 | R/O | <p>DS3/E3 Mapper Block Interrupt – Channel 2:</p> <p>This READ/ONLY bit-field indicates whether or not the “DS3/E3 Mapper” block, associated with Channel 2 is declaring an Interrupt, as described below.</p> <p>0 – The DS3/E3 Mapper block, associated with Channel 2 is NOT declaring an Interrupt.</p> <p>1 – The DS3/E3 Mapper block, associated with Channel 2 is currently declaring an interrupt.</p> |
| 1 | DS3/E3 Mapper Block Interrupt Channel 1 | R/O | <p>DS3/E3 Mapper Block Interrupt – Channel 1:</p> <p>This READ/ONLY bit-field indicates whether or not the “DS3/E3 Mapper” block, associated with Channel 1 is declaring an Interrupt, as described below.</p> <p>0 – The DS3/E3 Mapper block, associated with Channel 1 is NOT declaring an Interrupt.</p> <p>1 – The DS3/E3 Mapper block, associated with Channel 1 is currently declaring an interrupt.</p> |
| 0 | DS3/E3 Mapper Block Interrupt Channel 0 | R/O | <p>DS3/E3 Mapper Block Interrupt – Channel 0:</p> <p>This READ/ONLY bit-field indicates whether or not the “DS3/E3 Mapper” block, associated with Channel 0 is declaring an Interrupt, as described below.</p> <p>0 – The DS3/E3 Mapper block, associated with Channel 0 is NOT declaring an Interrupt.</p> <p>1 – The DS3/E3 Mapper block, associated with Channel 0 is currently declaring an interrupt.</p> |

Table 21: Channel Interrupt Indicator –Transmit ATM Cell Processor Block (Address Location= 0x0127)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|--|--|--|
| Unused | | | | | Transmit ATM Cell Processor Block Interrupt Ch 2 | Transmit ATM Cell Processor Block Interrupt Ch 1 | Transmit ATM Cell Processor Block Interrupt Ch 0 |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 – 3 | Unused | R/O | |
| 2 | Transmit ATM Cell Processor Block Interrupt Channel 2 | R/O | <p>Transmit ATM Cell Processor Block Interrupt – Channel 2:</p> <p>This READ/ONLY bit-field indicates whether or not the “Transmit ATM Cell Processor Block”, associated with Channel 2 is declaring an Interrupt, as described below.</p> <p>0 – The transmit ATM Cell Processor Block, associated with Channel 2 is NOT declaring an Interrupt.</p> <p>1 – The transmit ATM Cell Processor Block, associated with Channel 2 is currently declaring an interrupt.</p> |
| 1 | Transmit ATM Cell Processor Block Interrupt Channel 1 | R/O | <p>Transmit ATM Cell Processor Block Interrupt – Channel 1:</p> <p>This READ/ONLY bit-field indicates whether or not the “Transmit ATM Cell Processor Block”, associated with Channel 1 is declaring an Interrupt, as described below.</p> <p>0 – The transmit ATM Cell Processor Block, associated with Channel 1 is NOT declaring an Interrupt.</p> <p>1 – The transmit ATM Cell Processor Block, associated with Channel 1 is currently declaring an interrupt.</p> |
| 0 | Transmit ATM Cell Processor Block Interrupt Channel 0 | R/O | <p>Transmit ATM Cell Processor Block Interrupt – Channel 0:</p> <p>This READ/ONLY bit-field indicates whether or not the “Transmit ATM Cell Processor Block” associated with Channel 0 is declaring an Interrupt, as described below.</p> <p>0 – The transmit ATM Cell Processor Block, associated with Channel 0 is NOT declaring an Interrupt.</p> <p>1 – The transmit ATM Cell Processor Block, associated with Channel 0 is currently declaring an interrupt.</p> |

Table 22: Channel Interrupt Indicator –Receive ATM Cell Processor Block (Address Location= 0x0128)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|---|---|---|
| Unused | | | | | Receive ATM Cell Processor Block Interrupt Ch 2 | Receive ATM Cell Processor Block Interrupt Ch 1 | Receive ATM Cell Processor Block Interrupt Ch 0 |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 3 | Unused | R/O | |
| 2 | Receive ATM Cell Processor Block Interrupt Channel 2 | R/O | <p>Receive ATM Cell Processor Block Interrupt – Channel 2:</p> <p>This READ/ONLY bit-field indicates whether or not the “Receive ATM Cell Processor Block”, associated with Channel 2 is declaring an Interrupt, as described below.</p> <p>0 – The Receive ATM Cell Processor Block, associated with Channel 2 is NOT declaring an Interrupt.</p> <p>1 – The Receive ATM Cell Processor Block, associated with Channel 2 is currently declaring an interrupt.</p> |
| 1 | Receive ATM Cell Processor Block Interrupt Channel 1 | R/O | <p>Receive ATM Cell Processor Block Interrupt – Channel 1:</p> <p>This READ/ONLY bit-field indicates whether or not the “Receive ATM Cell Processor Block”, associated with Channel 1 is declaring an Interrupt, as described below.</p> <p>0 – The Receive ATM Cell Processor Block, associated with Channel 1 is NOT declaring an Interrupt.</p> <p>1 – The Receive ATM Cell Processor Block, associated with Channel 1 is currently declaring an interrupt.</p> |
| 0 | Receive ATM Cell Processor Block Interrupt Channel 0 | R/O | <p>Receive ATM Cell Processor Block Interrupt – Channel 0:</p> <p>This READ/ONLY bit-field indicates whether or not the “Receive ATM Cell Processor Block” associated with Channel 0 is declaring an Interrupt, as described below.</p> <p>0 – The Receive ATM Cell Processor Block, associated with Channel 0 is NOT declaring an Interrupt.</p> <p>1 – The Receive ATM Cell Processor Block, associated with Channel 0 is currently declaring an interrupt.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 23: Channel Interrupt Indicator –Transmit PPP Processor Block (Address Location= 0x0129)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|---|---|---|
| Unused | | | | | Transmit PPP Processor Block Interrupt Ch 2 | Transmit PPP Processor Block Interrupt Ch 1 | Transmit PPP Processor Block Interrupt Ch 0 |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 3 | Unused | R/O | |
| 2 | Transmit PPP Processor Block Interrupt Channel 2 | R/O | <p>Transmit PPP Processor Block Interrupt – Channel 2:</p> <p>This READ/ONLY bit-field indicates whether or not the “Transmit PPP Processor Block”, associated with Channel 2 is declaring an Interrupt, as described below.</p> <p>0 – The Transmit PPP Processor Block, associated with Channel 2 is NOT declaring an Interrupt.</p> <p>1 – The Transmit PPP Processor Block, associated with Channel 2 is currently declaring an interrupt.</p> |
| 1 | Transmit PPP Processor Block Interrupt Channel 1 | R/O | <p>Transmit PPP Processor Block Interrupt – Channel 1:</p> <p>This READ/ONLY bit-field indicates whether or not the “Transmit PPP Processor Block”, associated with Channel 1 is declaring an Interrupt, as described below.</p> <p>0 – The Transmit PPP Processor Block, associated with Channel 1 is NOT declaring an Interrupt.</p> <p>1 – The Transmit PPP Processor Block, associated with Channel 1 is currently declaring an interrupt.</p> |
| 0 | Transmit PPP Processor Block Interrupt Channel 0 | R/O | <p>Transmit PPP Processor Block Interrupt – Channel 0:</p> <p>This READ/ONLY bit-field indicates whether or not the “Transmit PPP Processor Block” associated with Channel 0 is declaring an Interrupt, as described below.</p> <p>0 – The Transmit PPP Processor Block, associated with Channel 0 is NOT declaring an Interrupt.</p> <p>1 – The Transmit PPP Processor Block, associated with Channel 0 is currently declaring an interrupt.</p> |

Table 24: Channel Interrupt Indicator –Receive PPP Processor Block (Address Location= 0x012A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|--|--|--|
| Unused | | | | | Receive PPP Processor Block Interrupt Ch 2 | Receive PPP Processor Block Interrupt Ch 1 | Receive PPP Processor Block Interrupt Ch 0 |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 – 3 | Unused | R/O | |
| 2 | Receive PPP Processor Block Interrupt Channel 2 | R/O | <p>Receive PPP Processor Block Interrupt – Channel 2:</p> <p>This READ/ONLY bit-field indicates whether or not the “Receive PPP Processor Block”, associated with Channel 2 is declaring an Interrupt, as described below.</p> <p>0 – The Receive PPP Processor Block, associated with Channel 2 is NOT declaring an Interrupt.</p> <p>1 – The Receive PPP Processor Block, associated with Channel 2 is currently declaring an interrupt.</p> |
| 1 | Receive PPP Processor Block Interrupt Channel 1 | R/O | <p>Receive PPP Processor Block Interrupt – Channel 1:</p> <p>This READ/ONLY bit-field indicates whether or not the “Receive PPP Processor Block”, associated with Channel 1 is declaring an Interrupt, as described below.</p> <p>0 – The Receive PPP Processor Block, associated with Channel 1 is NOT declaring an Interrupt.</p> <p>1 – The Receive PPP Processor Block, associated with Channel 1 is currently declaring an interrupt.</p> |
| 0 | Receive PPP Processor Block Interrupt Channel 0 | R/O | <p>Receive PPP Processor Block Interrupt – Channel 0:</p> <p>This READ/ONLY bit-field indicates whether or not the “Receive PPP Processor Block” associated with Channel 0 is declaring an Interrupt, as described below.</p> <p>0 – The Receive PPP Processor Block, associated with Channel 0 is NOT declaring an Interrupt.</p> <p>1 – The Receive PPP Processor Block, associated with Channel 0 is currently declaring an interrupt.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 25: Interface Control Register – Byte 1 (Address Location= 0x0132)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|--------------------------------------|-------|--------|-------|---------------------------------------|-------|
| Unused | | Receive STS-3/STM-1 Line Select[1:0] | | Unused | | Transmit STS-3/STM-1 Line Select[1:0] | |
| R/O | R/O | R/W | R/W | R/O | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------------|------|--|
| 7 – 6 | Unused | R/O | |
| 5 – 4 | Receive STS-3/STM-1 Line Select[1:0] | R/W | <p>Receive STS-3/STM-1 Line Select[1:0]:</p> <p>These two READ/WRITE bit-fields permit the user to configure the Receive STS-3 TOH Processor block to either accept its STS-3/STM-1 data from the Receive STS-3/STM-1 Telecom Bus Interface, or from the Receive STS-3/STM-1 PECL Interface.</p> <p>0, 0 – Configures the Receive STS-3 TOH Processor block to accept the incoming STS-3/STM-1 data via the Receive STS-3/STM-1 PECL Interface block</p> <p>0, 1 – Configures the Receive STS-3 TOH Processor block to accept the incoming STS-3/STM-1 data via the Receive STS-3/STM-1 Telecom Bus Interface block</p> <p>1, 0 and 1, 1 – Do not use.</p> |
| 3 – 2 | Unused | R/O | |
| 1 – 0 | Transmit STS-3/STM-1 Line Select[1:0] | R/W | <p>Transmit STS-3/STM-1 Line Select[1:0]:</p> <p>These two READ/WRITE bit-fields permit the user to configure the Transmit STS-3 TOH Processor block to output its outbound STS-3/STM-1 data to either the Transmit STS-3/STM-1 Telecom Bus Interface, or to the Transmit STS-3/STM-1 PECL Interface.</p> <p>0, 0 – Configures the Transmit STS-3 TOH Processor block to output the outbound STS-3/STM-1 data via the Transmit STS-3/STM-1 PECL Interface block</p> <p>0, 1 – Configures the Transmit STS-3 TOH Processor block to output the outbound STS-3/STM-1 data via the Transmit STS-3/STM-1 Telecom Bus Interface block</p> <p>1, 0 and 1, 1 – Do not use.</p> |

Table 26: Interface Control Register – Byte 0 (Address Location= 0x0133)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------|-------|-------|-------|-------|-------|-------|-------|
| SBSYNC_Delay[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------|------|--|
| 7 – 0 | SBSYNC_Delay[7:0] | R/W | <p>STS-1 Telecom Bus – Sync Delay:</p> <p>The Transmit STS-1 Telecom Bus is aligned to the “TxSBFP_in” input pin. The user is expected to apply a pulse (with the period of a 6.48MHz clock signal) at a rate of 8kHz to the “TxSBFP_in input (pin number G4). Each Transmit STS-1 Telecom Bus will align its transmission of the very first byte of a new STS-1 frame, with a pulse at this input pin.</p> <p>These READ/WRITE bit-fields permit the user to specify the amount of delay (in terms of 6.48MHz clock periods) that will exist between the rising edge of “TxSBFP_in” and the transmission of the very first byte, within a given STS-1 via the Transmit STS-1 Telecom Bus.</p> <p>Setting this register to “0x00” configures each of the Transmit STS-1 Telecom Bus Interfaces to transmit the very first byte of a new STS-1 frame, upon detection of the rising edge of the “TxSBFP_in”.</p> <p>Setting this register to “0x01” configures each of the Transmit STS-1 Telecom Bus Interfaces to delay its transmission of the very first byte of a new STS-1 frame, by one 6.48MHz clock period, and so on.</p> <p>Note: This register is only active if at least one of the three STS-1 Telecom Bus Interfaces are enabled.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 27: STS-3/STM-1 Telecom Bus Control Register – Byte 3 (Address Location= 0x0134)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------|-------|-------|-------|-------|-------|-------|-------|
| HRSYNC_Delay[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|---|
| 7 – 0 | HRSYNC_Delay[15:8] | R/W | <p>STS-3 Telecom Bus – Sync Delay – Upper Byte:</p> <p>The Transmit STS-3 Telecom Bus is aligned to the “TxSBFP_in” input pin.</p> <p>The user is expected to apply a pulse (with the period of a 6.48MHz clock signal) at a rate of 8kHz to the “TxSBFP_in input (pin number G4). The Transmit STS-3/STM-1 Telecom Bus will align its transmission of the very first byte of a new STS-3/STM-1 frame, with a pulse at this input pin.</p> <p>These READ/WRITE bit-fields permit the user to specify the amount of delay (in terms of 19.44MHz clock periods) that will exist between the rising edge of “TxSBFP_in” and the transmission of the very first byte, within a given STS-3 via the Transmit STS-3/STM-1 Telecom Bus.</p> <p>Setting these two registers to “0x0000” configures each of the Transmit STS-3/STM-1 Telecom Bus Interfaces to transmit the very first byte of a new STS-3 frame, upon detection of the rising edge of the “TxSBFP_in”.</p> <p>Setting these register to “0x0001” configures each of the Transmit STS-3 Telecom Bus Interfaces to delay its transmission of the very first byte of a new STS-3 frame, by one 19.44MHz clock period, and so on.</p> <p>Note: This register is only active if the STS-3/STM-1 Telecom Bus Interfaces is enabled.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 28: STS-3/STM-1 Telecom Bus Control Register – Byte 2 (Address Location= 0x0135)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------|-------|-------|-------|-------|-------|-------|-------|
| HRSYNC_Delay[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------|------|--|
| 7 – 0 | HRSYNC_Delay[7:0] | R/W | <p>STS-3 Telecom Bus – Sync Delay – Lower Byte:</p> <p>The Transmit STS-3 Telecom Bus is aligned to the “TxSBFP_in” input pin.</p> <p>The user is expected to apply a pulse (with the period of a 6.48MHz clock signal) at a rate of 8kHz to the “TxSBFP_in input (pin number G4). The Transmit STS-3/STM-1 Telecom Bus will align its transmission of the very first byte of a new STS-3/STM-1 frame, with a pulse at this input pin.</p> <p>These READ/WRITE bit-fields (along with that within the “Interface Control Register – Byte 3) permit the user to specify the amount of delay (in terms of 19.44MHz clock periods) that will exist between the rising edge of “TxSBFP_in” and the transmission of the very first byte, within a given STS-3 via the Transmit STS-3/STM-1 Telecom Bus.</p> <p>Setting this register to “0x0000” configures each of the Transmit STS-3/STM-1 Telecom Bus Interfaces to transmit the very first byte of a new STS-3 frame, upon detection of the rising edge of the “TxSBFP_in”.</p> <p>Setting this register to “0x0001” configures each of the Transmit STS-3 Telecom Bus Interfaces to delay its transmission of the very first byte of a new STS-3 frame, by one 19.44MHz clock period, and so on.</p> <p>Note: This register is only active if the STS-3/STM-1 Telecom Bus Interfaces is enabled.</p> |

Table 29: STS-3/STM-1 Telecom Bus Control Register – Byte 0 (Address Location= 0x0137)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------|---------------------|------------------|-------------------------|---------------------|------------------------|----------------------------|-------------------|
| Telecom Bus ON | Telecom Bus Disable | Is STS-3 Payload | Telecom Bus Parity Type | Telecom Bus J1 Only | Telecom Bus Parity Odd | Telecom Bus Parity Disable | STS-3 Rephase OFF |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| Bit 7 | Telecom Bus ON | R/W | <p>Telecom Bus Enable:</p> <p>This READ/WRITE permits the user to either enable or disable the 155.52Mbps Telecom Bus Interface.</p> <p>0 – Telecom Bus Interface is Disabled: STS-3/STM-1 data will output via “Interleave/De-Interleave” or “Clock/Data” Interface.</p> <p>1 – Telecom Bus Interface is Enabled: In this selection, the STS-3/STM-1 Transmit and Receive Telecom Bus Interface will be enabled.</p> |
| Bit 6 | Telecom Bus Tri-State | R/W | <p>Telecom Bus Tri-state:</p> <p>This READ/WRITE bit-field permits the user to “tri-state” the Telecom Bus Interface.</p> <p>0 – Telecom Bus Interface is NOT tri-stated.</p> <p>1 – Telecom Bus Interface is tri-stated.</p> <p>Note: This READ/WRITE bit-field is ignored if the STS-3/STM-1 Transmit and Receive Telecom Bus Interface is disabled.</p> |
| Bit 5 | Is STS-3 Payload | R/W | <p>Is STS-3 Payload:</p> <p>This READ/WRITE bit-field permits the user to enable Telecom bus 0 to handle complete STS-3 payload</p> <p>0 – All three buses are enabled</p> <p>1 – Telecom Bus 0 is enabled to handle complete STS-3 payload, the other two buses are not used.</p> |
| Bit 4 | Telecom Bus Parity Type | R/W | <p>Telecom Bus Parity Type:</p> <p>This READ/WRITE bit-field permits the user to define the parameters, over which “Telecom Bus” parity will be computed.</p> <p>0 – Parity is computed/verified over the STS-3/STM-1 Transmit and Receive Telecom Bus – data bus pins (e.g., TXA_D[7:0] and RXD_D[7:0]).</p> <p>If the user implements this selection, then the following will happen.</p> <ol style="list-style-type: none"> a. The STS-3/STM-1 Transmit Telecom Bus Interface will compute and output parity (via the “TXA_DP” output pin) based upon and coincident with the data being output via the “TXA_D[7:0]” output pins. b. The STS-3/STM-1 Receive Telecom Bus Interface will compute and verify the parity data (which is input via the “RXD_DP” input pin) based upon the data which is being input (and latched) via |

| | | | |
|-------|------------------------|-----|--|
| | | | <p>the “RXD_D[7:0]” input pins.</p> <p>1 – Parity is computed/verified over the STS-3/STM-1 Transmit and Receive Telecom Bus – data bus pins (e.g., TXA_D[7:0] and RXD_D[7:0]); the C1J1 and PL input/output pins.</p> <p>If the user implements this selection, then the following will happen.</p> <ul style="list-style-type: none"> a. The STS-3/STM-1 Transmit Telecom Bus Interface will compute and output parity (via the “TXA_DP” output) based upon and coincident with (1) the data being output via the “TXA_D[7:0]” output pins, (2) the state of the “TXA_PL” output pin, and (3) the state of the “TXA_C1J1” output pin. b. The STS-3/STM-1 Transmit Telecom Bus Interface will compute and verify the parity data (which is input via the “RXD_DP” input pin) based upon (1) the data which is being input (and latched) via the “RXD_D[7:0]” input pins, (2) the state of the “RXD_PL” input pin, and (3) the state of the “RXD_C1J1” input pin. <p>Note: This bit-field is disabled if the STS-3/STM-1 Telecom Bus is disabled. The user can configure the STS-3/STM-1 Telecom Bus to compute with either even or odd parity, by writing the appropriate data into Bit 2 (Telecom Bus Parity – Odd), within this register.</p> |
| Bit 3 | Telecom Bus J1 Only | R/W | <p>Telecom Bus – J1 Indicator Only:</p> <p>This READ/WRITE bit-field permits the user to configure how the STS-3/STM-1 Transmit and Receive Telecom Bus interface handles the “TXA_C1J1” and RXD_C1J1” signals, as described below.</p> <p>0 – C1 and J1 Bytes</p> <p>This selection configures the following.</p> <ul style="list-style-type: none"> c. The STS-3/STM-1 Transmit Telecom Bus to pulse the “TXA_C1J1” output coincident to whenever the C1 and J1 bytes are being output via the “TXA_D[7:0]” output pins. d. The STS-3/STM-1 Receive Telecom Bus will expect the “RXD_C1J1” input to pulse “high” coincident to whenever the C1 and J1 bytes are being sampled via the “RXD_D[7:0]” input pins. <p>1 – J1 Bytes Only</p> <p>This selection configures the following.</p> <ul style="list-style-type: none"> e. The STS-3/STM-1 Transmit Telecom Bus Interface to only pulse the “TXA_C1J1” output pin coincident to whenever the J1 byte is being output via the “TXA_D[7:0]” output pins. <p>Note: The “TXA_C1J1” output pin will NOT be pulsed “high” whenever the C1 byte is being output via the “TXA_D[7:0]” output pins</p> <ul style="list-style-type: none"> f. The STS-3/STM-1 Receive Telecom Bus Interface will expect the “RXD_C1J1” input to only pulse “high” coincident to whenever the J1 byte is being sampled via the “RXD_D[7:0]” input pins. <p>Note: The “RXD_C1J1” input pin will NOT be pulsed “high” whenever the C1 byte is being input via the “RXD_D[7:0]” input pins</p> |
| Bit 2 | Telecom Bus Parity Odd | R/W | <p>Telecom Bus Parity – ODD Parity Select:</p> <p>This READ/WRITE bit-field permits the user to configure the STS-3/STM-1 Telecom Bus Interface to do the following.</p> <p>In the Transmit (Drop) Direction</p> <p>The STS-3/STM-1 Telecom Bus to compute either the EVEN or ODD parity over the contents of the (1) Tx_D[7:0] output pins, or (2)</p> |

| | | | |
|-------|----------------------------|-----|--|
| | | | <p>TxD_D[7:0] output pins, the states of the TxD_PL and TxD_C1J1 output pins (depending upon user setting for Bit 3).</p> <p>In the Receive (Add) Direction</p> <p>Receive STS-3/STM-1 Telecom Bus to compute and verify the EVEN or ODD parity over the contents of the (1) RxA_D[7:0] input pins, or (2) RxA_D[7:0] input pins, the states of the RxA_PL and RxA_C1J1 input pins (depending upon user setting for Bit 3).</p> <p>0 – Configures Transmit (Drop) Telecom Bus to compute EVEN parity and configures the Receive (Add) Telecom Bus to verify EVEN parity.</p> <p>1 – Configures Transmit (Drop) Telecom Bus to compute ODD parity and configures the Receive (Add) Telecom Bus to verify ODD parity.</p> |
| Bit 1 | Telecom Bus Parity Disable | R/W | <p>Telecom Bus Parity Disable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable parity calculation and placement via the “TxA_DP” output pin. This bit field also permits the user to enable or disable parity verification by the Receive Telecom Bus.</p> <p>0 – Enables Parity Calculation (on the Transmit Telecom Bus) and Disables Parity Verification (on the Receive Telecom Bus).</p> <p>1 – Disables Parity Calculation and Verification</p> |
| Bit 0 | Rephase OFF Only | R/W | <p>Telecom Bus – Rephase Disable:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-3/STM-1 Telecom Bus to internally compute the Pointer Bytes, based upon the data that it receives via the “RxD_D[7:0]” input pins.</p> <p>Note: <i>If the Receive STS-3/STM-1 Telecom Bus is being provided with pulses denoting the C1 and J1 bytes (via the “RxD_C1J1” input pin), then this feature is unnecessary.</i></p> <p>1 – Disables Rephase</p> <p>0 – Enables Rephase</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 30: Interface Control Register – Byte 2 – STS-1/STM-0 Telecom Bus 2 (Address Location= 0x0139)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|---------------------------------|--------|-----------------------------------|---------------------------|------------------------------|----------------------------------|-------------------|
| STS-1 Telecom Bus ON # 2 | STS-1 Telecom Bus Tri-State # 2 | Unused | STS-1 Telecom Bus Parity Type # 2 | STS-1 Telecom Bus J1 ONLY | STS-1 Telecom Bus Parity Odd | STS-1 Telecom Bus Parity Disable | STS-1 REPHASE OFF |
| R/W | R/W | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------|------|--|
| Bit 7 | STS-1 Telecom Bus ON # 2 | R/W | <p>STS-1 Telecom Bus ON – Channel 2:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the Telecom Bus associated with STS-1 Telecom Bus # 2. If the STS-1 Telecom Bus is enabled, then an STS-1 signal will be mapped into (demapped) from the STS-3 signal. If STS-1 Telecom Bus Interface – Channel 2 is disabled, then Channel 2 will support the mapping of DS3, E3 or STS-1 into the STS-3 signal.</p> <p>0 – STS-1 Telecom Bus # 2 is disabled.</p> <p>In this mode, DS3/E3/STS-1 Channel 2 will now be enabled. Depending upon user's selection, the following functional blocks (within Channel 2) will now be enabled.</p> <p>If DS3/E3 Framing is support</p> <ul style="list-style-type: none"> • DS3/E3 Framer Block • DS3/E3 Mapper Block • DS3/E3 Jitter Attenuator/De-Sync Block <p>If STS-1 Framing is supported</p> <ul style="list-style-type: none"> • Receive STS-1 TOH Processor Block • Receive STS-1 POH Processor Block • Transmit STS-1 POH Processor Block • Transmit STS-1 TOH Processor Block <p>1 – STS-1 Telecom Bus # 2 is enabled.</p> <p>In this mode, all DS3/E3 Framer block and STS-1 circuitry associated with Channel 2 will be disabled.</p> |
| Bit 6 | STS-1 Telecom Bus Tri-State # 2 | R/W | <p>STS-1 Telecom Bus Tri-state – Channel 2:</p> <p>This READ/WRITE bit-field permits the user to “tri-state” the Telecom Bus Interface.</p> <p>0 – Telecom Bus Interface is NOT tri-stated.</p> <p>1 – Telecom Bus Interface is tri-stated.</p> <p>Note: This READ/WRITE bit-field is ignored if the STS-1 Transmit and Receive Telecom Bus Interface is disabled.</p> |
| Bit 5 | Unused | R/W | |
| Bit 4 | STS-1 Telecom Bus Parity Type # | R/W | <p>STS-1 Telecom Bus Parity Type – Channel 2:</p> <p>This READ/WRITE bit-field permits the user to define the parameters, over</p> |

| | | | |
|-------|---------------------------|-----|---|
| | 2 | | <p>which “Telecom Bus” parity will be computed.</p> <p>0 – Parity is computed/verified over the STS-1 Transmit and Receive Telecom Bus – data bus pins (e.g., STS1TXA_D_2[7:0] and STS1RXD_D_2[7:0]).</p> <p>If the user implements this selection, then the following will happen.</p> <ul style="list-style-type: none"> g. The STS-1 Receive Telecom Bus Interface will compute and output parity (via the “STS1RXD_DP_2” output pin) based upon and coincident with the data being output via the “STS1RXD_D_2[7:0]” output pins. h. The STS-1 Transmit Telecom Bus Interface will compute and verify the parity data (which is input via the “STS1TXA_DP_2” input pin) based upon the data which is being input (and latched) via the “STS1TXA_D_2[7:0]” input pins. <p>1 – Parity is computed/verified over the STS-1 Transmit and Receive Telecom Bus – data bus pins (e.g., STS1TXA_D_2[7:0] and STS1RXD_D_3[7:0]); the STS1TXA_C1J1_2, STS1RXD_C1J1_2, STS1TXA_PL_2 and STS1RXD_PL_2 input/output pins.</p> <p>If the user implements this selection, then the following will happen.</p> <p>The STS-1 Receive Telecom Bus Interface will compute and output parity (via the “RXD_DP_2” output) based upon and coincident with (1) the data being output via the “STS1RXD_D_2[7:0]” output pins, (2) the state of the “STS1RXD_PL_2” output pin, and (3) the state of the “STS1RXD_C1J1_2” output pin.</p> <p>The STS-1 Transmit Telecom Bus Interface will compute and verify the parity data (which is input via the “STS1TXA_DP_2” input pin) based upon (1) the data which is being input (and latched) via the “STS1TXA_D_2[7:0]” input pins, (2) the state of the “STS1TXA_PL_2” input pin, and (3) the state of the “STS1TXA_C1J1_2” input pin.</p> <p>Note: This bit-field is disabled if the STS-1 Telecom Bus is disabled. The user can configure the STS-1 Telecom Bus to compute with either even or odd parity, by writing the appropriate data into Bit 2 (Telecom Bus Parity – Odd), within this register.</p> |
| Bit 3 | STS-1 Telecom Bus J1 ONLY | R/W | <p>Telecom Bus – J1 Indicator Only – Channel 2:</p> <p>This READ/WRITE bit-field permits the user to configure how the STS-1 Transmit and Receive Telecom Bus interface handles the “STS1TXA_C1J1_2” and STS1RXD_C1J1_2” signals, as described below.</p> <p>0 – C1 and J1 Bytes</p> <p>This selection configures the following.</p> <ul style="list-style-type: none"> a. The STS-1 Receive Telecom Bus to pulse the “STS1RXD_C1J1_2” output coincident to whenever the C1 and J1 bytes are being output via the “STS1RXD_D_2[7:0]” output pins. b. The STS-1 Transmit Telecom Bus will expect the “STS1TXA_C1J1_2” input to pulse “high” coincident to whenever the C1 and J1 bytes are being sampled via the “STS1TXA_D_2[7:0]” input pins. <p>1 – J1 Bytes Only</p> <p>This selection configures the following.</p> <ul style="list-style-type: none"> a. The STS-1 Receive Telecom Bus Interface to only pulse the “STS1RXD_C1J1_2” output pin coincident to whenever the J1 byte is being output via the “STSRXD_D_2[7:0]” output pins. <p>Note: The “STS1RXD_C1J1_2” output pin will NOT be pulsed “high” whenever the C1 byte is being output via the “STS1RXD_D_2[7:0]”</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|-------|----------------------------------|-----|--|
| | | | <p><i>output pins</i></p> <p>b. The STS-1 Transmit Telecom Bus Interface will expect the “STS1TXA_C1J1_2” input to only pulse “high” coincident to whenever the J1 byte is being sampled via the “STS1TXA_D_2[7:0]” input pins.</p> <p>Note: <i>The “STS1TXA_C1J1_2” input pin will NOT be pulsed “high” whenever the C1 byte is being input via the “STS1TXA_D_2[7:0]” input pins</i></p> |
| Bit 2 | STS-1 Telecom Bus Parity Odd | R/W | <p>Telecom Bus Parity – ODD Parity Select – Channel 2:</p> <p>This READ/WRITE bit-field permits the user to configure the STS-1 Telecom Bus Interface, associated with Channel 2 to do the following.</p> <p>In the Receive (Drop) Direction</p> <p>Receive STS-1 Telecom Bus to compute either the EVEN or ODD parity over the contents of the (1) STS1RxD_D_2[7:0] output pins, or (2) STS1RxD_D_2[7:0] output pins, the states of the STS1RxD_PL_2 and STS1RxD_C1J1_2 output pins (depending upon user setting for Bit 3).</p> <p>In the Transmit (Add) Direction</p> <p>Transmit STS-1 Telecom Bus to compute and verify the EVEN or ODD parity over the contents of the (1) STS1TxA_D_2[7:0] input pins, or (2) STS1TxA_D_2[7:0] input pins, the states of the STS1TxA_PL_2 and STS1TxA_C1J1_2 input pins (depending upon user setting for Bit 3).</p> <p>0 – Configures Receive (Drop) Telecom Bus to compute EVEN parity and configures the Transmit (Add) Telecom Bus to verify EVEN parity.</p> <p>1 – Configures Receive (Drop) Telecom Bus to compute ODD parity and configures the Transmit (Add) Telecom Bus to verify ODD parity.</p> |
| Bit 1 | STS-1 Telecom Bus Parity Disable | R/W | <p>STS-1 Telecom Bus Parity Disable – Channel 2:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable parity calculation and placement via the “STSRxD_DP_2” output pin. Further, this bit-field also permits the user to enable or disable parity verification via the “STS1TxA_DP_2” input pin by the Transmit Telecom Bus.</p> <p>1 – Disables Parity Calculation (on the Receive Telecom Bus) and Disables Parity Verification (on the Transmit Telecom Bus).</p> <p>0 – Enables Parity Calculation and Verification</p> |
| Bit 0 | STS-1 REPHASE OFF | R/W | <p>STS-1 Telecom Bus – Rephase Disable – Channel 2:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 Telecom Bus to internally compute the Pointer Bytes, based upon the data that it receives via the “RxD_D[7:0]” input pins.</p> <p>Note: <i>If the Receive STS-1 Telecom Bus is being provided with pulses denoting the C1 and J1 bytes (via the “RxD_C1J1” input pin), then this feature is unnecessary.</i></p> <p>1 – Disable Rephase</p> <p>0 – Enable Rephase</p> |

Table 31: Interface Control Register – Byte 1 – STS-1/STM-0 Telecom Bus 1 (Address Location= 0x013A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|---------------------------------|--------|-----------------------------------|---------------------------|------------------------------|----------------------------------|-------------------|
| STS-1 Telecom Bus ON # 1 | STS-1 Telecom Bus Tri-State # 1 | Unused | STS-1 Telecom Bus Parity Type # 1 | STS-1 Telecom Bus J1 ONLY | STS-1 Telecom Bus Parity ODD | STS-1 Telecom Bus Parity Disable | STS-1 REPHASE OFF |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------|------|--|
| Bit 7 | STS-1 Telecom Bus ON # 1 | R/W | <p>STS-1 Telecom Bus ON – Channel 1:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the Telecom Bus associated with STS-1 Telecom Bus # 1. If the STS-1 Telecom Bus is enabled, then an STS-1 signal will be mapped into (demapped from) the STS-3 signal. If STS-1 Telecom Bus Interface – Channel 1 is disabled, then Channel 1 will support the mapping of DS3, E3 or STS-1 into the STS-3 signal.</p> <p>0 – STS-1 Telecom Bus # 1 is disabled.</p> <p>In this mode, DS3/E3/STS-1 Channel 1 will now be enabled. Depending upon user’s selection, the following functional blocks (within Channel 1) will now be enabled.</p> <p>If DS3/E3 Framing is supported</p> <ul style="list-style-type: none"> • DS3/E3 Framer Block • DS3/E3 Mapper Block • DS3/E3 Jitter Attenuator/De-Sync Block <p>If STS-1 Framing is supported</p> <ul style="list-style-type: none"> • Receive STS-1 TOH Processor Block • Receive STS-1 POH Processor Block • Transmit STS-1 POH Processor Block • Transmit STS-1 TOH Processor Block <p>1 – STS-1 Telecom Bus # 1 is enabled.</p> <p>In this mode, all DS3/E3 Framer block and STS-1 circuitry associated with Channel 1 will be disabled.</p> |
| Bit 6 | STS-1 Telecom Bus Tri-State # 1 | R/W | <p>STS-1 Telecom Bus Tri-state – Channel 1:</p> <p>This READ/WRITE bit-field permits the user to “tri-state” the Telecom Bus Interface.</p> <p>0 – Telecom Bus Interface is NOT tri-stated.</p> <p>1 – Telecom Bus Interface is tri-stated.</p> <p>Note: This READ/WRITE bit-field is ignored if the STS-1 Transmit and Receive Telecom Bus Interface is disabled.</p> |
| Bit 5 | Unused | R/O | |
| Bit 4 | STS-1 Telecom Bus Parity | R/W | <p>STS-1 Telecom Bus Parity Type – Channel 1:</p> <p>This READ/WRITE bit-field permits the user to define the parameters, over</p> |

| | | | |
|-------|---------------------------|-----|--|
| | Type # 1 | | <p>which “Telecom Bus” parity will be computed.</p> <p>0 – Parity is computed/verified over the STS-1 Transmit and Receive Telecom Bus – data bus pins (e.g., STS1TXA_D_1[7:0] and STS1RXD_D_1[7:0]).</p> <p>If the user implements this selection, then the following will happen.</p> <ol style="list-style-type: none"> a. The STS-1 Receive Telecom Bus Interface will compute and output parity (via the “STS1RXD_DP_1” output pin) based upon and coincident with the data being output via the “STS1RXD_D_1[7:0]” output pins. b. The STS-1 Transmit Telecom Bus Interface will compute and verify the parity data (which is input via the “STS1TXA_DP_1” input pin) based upon the data which is being input (and latched) via the “STS1TXA_D_1[7:0]” input pins. <p>1 – Parity is computed/verified over the STS-1 Transmit and Receive Telecom Bus – data bus pins (e.g., STS1TXA_D_1[7:0] and STS1RXD_D_1[7:0]); the STS1TXA_C1J1_1, STS1RXD_C1J1_1, STS1TXA_PL_1 and STS1RXD_PL_1 input/output pins.</p> <p>If the user implements this selection, then the following will happen.</p> <ol style="list-style-type: none"> a. The STS-1 Receive Telecom Bus Interface will compute and output parity (via the “STS1RXD_DP_1” output) based upon and coincident with (1) the data being output via the “STS1RXD_D_1[7:0]” output pins, (2) the state of the “STS1RXD_PL_1” output pin, and (3) the state of the “STS1RXD_C1J1_1” output pin. b. The STS-1 Transmit Telecom Bus Interface will compute and verify the parity data (which is input via the “STS1TXA_DP_1” input pin) based upon (1) the data which is being input (and latched) via the “STS1TXA_D_1[7:0]” input pins, (2) the state of the “STS1TXA_PL_1” input pin, and (3) the state of the “STS1TXA_C1J1_1” input pin. <p>Note: <i>This bit-field is disabled if the STS-1 Telecom Bus is disabled. The user can configure the STS-1 Telecom Bus to compute/verify with either even or odd parity, by writing the appropriate data into Bit 2 (Telecom Bus Parity – Odd), within this register.</i></p> |
| Bit 3 | STS-1 Telecom Bus J1 ONLY | R/W | <p>Telecom Bus – J1 Indicator Only – Channel 1:</p> <p>This READ/WRITE bit-field permits the user to configure how the STS-1 Transmit and Receive Telecom Bus interface handles the “STS1TXA_C1J1_1” and STS1RXD_C1J1_1” signals, as described below.</p> <p>0 – C1 and J1 Bytes</p> <p>This selection configures the following.</p> <ol style="list-style-type: none"> a. The STS-1 Receive Telecom Bus to pulse the “STS1RXD_C1J1_1” output coincident to whenever the C1 and J1 bytes are being output via the “STS1RXD_D_1[7:0]” output pins. b. The STS-1 Transmit Telecom Bus will expect the “STS1TXA_C1J1_1” input to pulse “high” coincident to whenever the C1 and J1 bytes are being sampled via the “STS1TXA_D_1[7:0]” input pins. <p>1 – J1 Bytes Only</p> <p>This selection configures the following.</p> <ol style="list-style-type: none"> i. The STS-1 Receive Telecom Bus Interface to only pulse the “STS1RXD_C1J1_1” output pin coincident to whenever the J1 byte is being output via the “STS1RXD_D_1[7:0]” output pins. <p>Note: <i>The “STS1RXD_C1J1_1” output pin will NOT be pulsed “high” whenever the C1 byte is being output via the “STS1RXD_D_1[7:0]”</i></p> |

| | | | |
|-------|----------------------------------|-----|--|
| | | | <p><i>output pins).</i></p> <p>j. The STS-1 Transmit Telecom Bus Interface will expect the “STS1TXA_C1J1_1” input to only pulse “high” coincident to whenever the J1 byte is being sampled via the “STS1TXA_D_1[7:0]” input pins.</p> <p>Note: <i>The “STS1TXA_C1J1_1” input pin will NOT be pulsed “high” whenever the C1 byte is being input via the “STS1TXA_D_1[7:0]” input pins).</i></p> |
| Bit 2 | STS-1 Telecom Bus Parity Odd | R/W | <p>Telecom Bus Parity – ODD Parity Select – Channel 1:</p> <p>This READ/WRITE bit-field permits the user to configure the STS-1 Telecom Bus Interface, associated with Channel 1 to do the following.</p> <p>In the Receive (Drop) Direction</p> <p>Receive STS-1 Telecom Bus to compute either the EVEN or ODD parity over the contents of the (1) STS1RxD_D_1[7:0] output pins, or (2) STS1RxD_D_1[7:0] output pins, the states of the STS1RxD_PL_1 and “STS1RxD_C1J1_1 output pins (depending upon user setting for Bit 3).</p> <p>In the Transmit (Add) Direction</p> <p>Transmit STS-1 Telecom Bus to compute and verify the EVEN or ODD parity over the contents of the (1) STS1TxA_D_1[7:0] input pins, or (2) STS1TxA_D_1[7:0] input pins, the states of the STS1TxA_PL_1 and STS1TxA_C1J1_1 input pins (depending upon user setting for Bit 3).</p> <p>0 – Configures Receive (Drop) Telecom Bus to compute EVEN parity and configures the Transmit (Add) Telecom Bus to verify EVEN parity</p> <p>1 – Configures Receive (Drop) Telecom Bus to compute ODD parity and configures the Transmit (Add) Telecom Bus to verify ODD parity.</p> |
| Bit 1 | STS-1 Telecom Bus Parity Disable | R/W | <p>STS-1 Telecom Bus Parity Disable – Channel 1:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable parity calculation and placement via the “STSRxD_DP_1” output pin. Further, this bit field also permits the user to enable or disable parity verification via the “STS1TxA_DP_1” input pin by the Transmit Telecom Bus.</p> <p>1 – Disables Parity Calculation (on the Receive Telecom Bus) and Disables Parity Verification (on the Transmit Telecom Bus).</p> <p>0 – Enables Parity Calculation and Verification</p> |
| Bit 0 | STS-1 REPHASE OFF | R/W | <p>STS-1 Telecom Bus – Rephase Disable – Channel 1:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 Telecom Bus to internally compute the Pointer Bytes, based upon the data that it receives via the “RxD_D[7:0] input pins.</p> <p>Note: <i>If the Receive STS-1 Telecom Bus is being provided with pulses denoting the C1 and J1 bytes (via the “RxD_C1J1” input pin), then this feature is unnecessary.</i></p> <p>1 – Disables Rephase</p> <p>0 – Enables Rephase</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 32: Interface Control Register – Byte 0 – STS-1/STM-0 Telecom Bus 0 (Address Location=0x013B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|---------------------------------|--------------------|-----------------------------------|---------------------------|------------------------------|----------------------------------|-------------------|
| STS-1 Telecom Bus ON # 0 | STS-1 Telecom Bus Tri-State # 0 | STS-3c REPHASE OFF | STS-1 Telecom Bus Parity Type # 0 | STS-1 Telecom Bus J1 ONLY | STS-1 Telecom Bus Parity Odd | STS-1 Telecom Bus Parity Disable | STS-1 REPHASE OFF |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------|------|--|
| Bit 7 | STS-1 Telecom Bus ON # 0 | R/W | <p>STS-1 Telecom Bus ON – Channel 0:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the Telecom Bus associated with STS-1 Telecom Bus # 0. If the STS-1 Telecom Bus is enabled, then an STS-1 signal will be mapped into (demapped from) the STS-3 signal. If STS-1 Telecom Bus Interface – Channel 3 is disabled, then Channel 0 will support the mapping of DS3, E3 or STS-1 into the STS-3 signal.</p> <p>0 – STS-1 Telecom Bus # 0 is disabled.</p> <p>In this mode, DS3/E3/STS-1 Channel 0 will now be enabled. Depending upon user’s selection, the following functional blocks (within Channel 0) will now be enabled.</p> <p>If DS3/E3 Framing is supported</p> <ul style="list-style-type: none"> • DS3/E3 Framer Block • DS3/E3 Mapper Block • DS3/E3 Jitter Attenuator/De-Sync Block <p>If STS-1 Framing is supported</p> <ul style="list-style-type: none"> • Receive STS-1 TOH Processor Block • Receive STS-1 POH Processor Block • Transmit STS-1 POH Processor Block • Transmit STS-1 TOH Processor Block <p>1 – STS-1 Telecom Bus # 0 is enabled.</p> <p>In this mode, all DS3/E3 Framer block and STS-1 circuitry associated with Channel 0 will be disabled.</p> |
| Bit 6 | STS-1 Telecom Bus Tri-State # 0 | R/W | <p>STS-1 Telecom Bus Tri-state – Channel 0:</p> <p>This READ/WRITE bit-field permits the user to “tri-state” the Telecom Bus Interface.</p> <p>0 – Telecom Bus Interface is NOT tri-stated.</p> <p>1 – Telecom Bus Interface is tri-stated.</p> <p>Note: This READ/WRITE bit-field is ignored if the STS-1 Transmit and Receive Telecom Bus Interface is disabled.</p> |
| Bit 5 | STS-3c REPHASE OFF | R/O | <p>STS-3c While Rephase Off:</p> <p>This READ/WRITE bit-field permits the user to configure the STS-1 Telecom Bus # 0 to process STS-3c data while the “Rephase” feature is disabled.</p> |

| | | | |
|-------|-----------------------------------|-----|---|
| | | | <p>0 – STS-1 Telecom Bus # 0 is processing STS-3 data.</p> <p>1 – STS-1 Telecom Bus # 0 is processing STS-3c data.</p> <p>Note: <i>This bit-field is ignored if STS-1 Telecom Bus Interface # 0 has been configured to operate in the “Rephase” Mode.</i></p> |
| Bit 4 | STS-1 Telecom Bus Parity Type # 0 | R/W | <p>STS-1 Telecom Bus Parity Type – Channel 0:</p> <p>This READ/WRITE bit-field permits the user to define the parameters, over which “Telecom Bus” parity will be computed.</p> <p>0 – Parity is computed/verified over the STS-1 Transmit and Receive Telecom Bus – data bus pins (e.g., STS1TXA_D_0[7:0] and STS1RXD_D_0[7:0]).</p> <p>If the user implements this selection, then the following will happen.</p> <ol style="list-style-type: none"> The STS-1 Receive Telecom Bus Interface will compute and output parity (via the “STS1RXD_DP_0” output pin) based upon and coincident with the data being output via the “STS1RXD_D_0[7:0]” output pins. The STS-1 Transmit Telecom Bus Interface will compute and verify the parity data (which is input via the “STS1TXA_DP_0” input pin) based upon the data which is being input (and latched) via the “STS1TXA_D_0[7:0]” input pins. <p>1 – Parity is computed/verified over the STS-1 Transmit and Receive Telecom Bus – data bus pins (e.g., STS1TXA_D_0[7:0] and STS1RXD_D_0[7:0]); the STS1TXA_C1J1_0, STS1RXD_C1J1_0, STS1TXA_PL_0 and STS1RXD_PL_0 input/output pins.</p> <p>If the user implements this selection, then the following will happen.</p> <ol style="list-style-type: none"> The STS-1 Receive Telecom Bus Interface will compute and output parity (via the “STS1RXD_DP_0” output) based upon and coincident with (1) the data being output via the “STS1RXD_D_0[7:0]” output pins, (2) the state of the “STS1RXD_PL_0” output pin, and (3) the state of the “STS1RXD_C1J1_0” output pin. The STS-1 Transmit Telecom Bus Interface will compute and verify the parity data (which is input via the “STS1TXA_DP_0” input pin) based upon (1) the data which is being input (and latched) via the “STS1TXA_D_0[7:0]” input pins, (2) the state of the “STS1TXA_PL_0” input pin, and (3) the state of the “STS1TXA_C1J1_0” input pin. <p>Note: <i>This bit-field is disabled if the STS-1 Telecom Bus is disabled. The user can configure the STS-1 Telecom Bus to compute/verify with either even or odd parity, by writing the appropriate data into Bit 2 (Telecom Bus Parity – Odd), within this register.</i></p> |
| Bit 3 | STS-1 Telecom Bus J1 ONLY | R/W | <p>Telecom Bus – J1 Indicator Only – Channel 0:</p> <p>This READ/WRITE bit-field permits the user to configure how the STS-1 Transmit and Receive Telecom Bus interface handles the “STS1TXA_C1J1_0” and STS1RXD_C1J1_0” signals, as described below.</p> <p>0 – C1 and J1 Bytes</p> <p>This selection configures the following.</p> <ol style="list-style-type: none"> The STS-1 Receive Telecom Bus to pulse the “STS1RXD_C1J1_0” output coincident to whenever the C1 and J1 bytes are being output via the “STS1RXD_D_0[7:0]” output pins. The STS-1 Transmit Telecom Bus will expect the “STS1TXA_C1J1_0” input to pulse “high” coincident to whenever the C1 and J1 bytes are being sampled via the |

| | | | |
|-------|----------------------------------|-----|--|
| | | | <p>“STS1TXA_D_0[7:0]” input pins.</p> <p>1 – J1 Bytes Only</p> <p>This selection configures the following.</p> <ol style="list-style-type: none"> The STS-1 Receive Telecom Bus Interface to only pulse the “STS1RXD_C1J1_0” output pin coincident to whenever the J1 byte is being output via the “STS1RXD_D_0[7:0]” output pins. <p>Note: The “STS1RXD_C1J1_0” output pin will NOT be pulsed “high” whenever the C1 byte is being output via the “STS1RXD_D_0[7:0]” output pins</p> <ol style="list-style-type: none"> The STS-1 Transmit Telecom Bus Interface will expect the “STS1TXA_C1J1_0” input to only pulse “high” coincident to whenever the J1 byte is being sampled via the “STS1TXA_D_0[7:0]” input pins. <p>Note: The “STS1TXA_C1J1_0” input pin will NOT be pulsed “high” whenever the C1 byte is being input via the “STS1TXA_D_0[7:0]” input pins</p> |
| Bit 2 | STS-1 Telecom Bus Parity Odd | R/W | <p>Telecom Bus Parity – ODD Parity Select – Channel 0:</p> <p>This READ/WRITE bit-field permits the user to configure the STS-1 Telecom Bus Interface, associated with Channel 0 to do the following.</p> <p>In the Receive (Drop) Direction</p> <p>Receive STS-1 Telecom Bus to compute either the EVEN or ODD parity over the contents of the (1) STS1RxD_D_0[7:0] output pins, or (2) STS1RxD_D_0[7:0] output pins, the states of the STS1RxD_PL_0 and “STS1RxD_C1J1_0 output pins (depending upon user setting for Bit 3).</p> <p>In the Transmit (Add) Direction</p> <p>Transmit STS-1 Telecom Bus to compute and verify the EVEN or ODD parity over the contents of the (1) STS1TxA_D_0[7:0] input pins, or (2) STS1TxA_D_0[7:0] input pins, the states of the STS1TxA_PL_0 and STS1TxA_C1J1_0 input pins (depending upon user setting for Bit 3).</p> <p>0 – Configures Receive (Drop) Telecom Bus to compute EVEN parity and configures the Transmit (Add) Telecom Bus to verify EVEN parity</p> <p>1 – Configures Receive (Drop) Telecom Bus to compute ODD parity and configures the Transmit (Add) Telecom Bus to verify ODD parity.</p> |
| Bit 1 | STS-1 Telecom Bus Parity Disable | R/W | <p>STS-1 Telecom Bus Parity Disable – Channel 0:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable parity calculation and placement via the “STSRxD_DP_0” output pin. Further, this bit field also permits the user to enable or disable parity verification via the “STS1TxA_DP_0” input pin by the Transmit Telecom Bus.</p> <p>1 – Disables Parity Calculation (on the Receive Telecom Bus) and Disables Parity Verification (on the Transmit Telecom Bus).</p> <p>0 – Enables Parity Calculation and Verification</p> |
| Bit 0 | STS-1 REPHASE OFF | R/W | <p>STS-1 Telecom Bus – Rephase Disable – Channel 0:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 Telecom Bus to internally compute the Pointer Bytes, based upon the data that it receives via the “RxD_D[7:0]” input pins.</p> <p>Note: If the Receive STS-1 Telecom Bus is being provided with pulses denoting the C1 and J1 bytes (via the “RxD_C1J1” input pin), then this feature is unnecessary.</p> |

XRT94L33

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|---|
| | | | 1 – Disables Rephase 0 – Enables Rephase |
|--|--|--|---|

Table 33: Interface Control Register – STS-1/STM-0 Telecom Bus Interrupt Enable/Status Register (Address Location= 0x013C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------------------------------------|-------------------------------------|-------------------------------------|--------|-------------------------------------|-------------------------------------|-------------------------------------|
| Unused | TB2 RxParity Error Interrupt Status | TB1 RxParity Error Interrupt Status | TB0 RxParity Error Interrupt Status | Unused | TB2 RxParity Error Interrupt Enable | TB1 RxParity Error Interrupt Enable | TB0 RxParity Error Interrupt Enable |
| R/O | RUR | RUR | RUR | R/O | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 | Unused | R/O | |
| 6 | Telecom Bus # 2 Receive Parity Error Interrupt Status | RUR | <p>STS-1 Telecom Bus # 2 – Receive Parity Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or “STS-1 Telecom Bus – Channel 2” has declared a “Receive Parity Error” Interrupt since the last read of this register.</p> <p>0 – The “Receive Parity Error” Interrupt has not occurred since the last read of this register.</p> <p>1 – The “Receive Parity Error” Interrupt has occurred since the last read of this register.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 2” has been enabled.</p> |
| 5 | Telecom Bus # 1 Receive Parity Error Interrupt Status | RUR | <p>STS-1 Telecom Bus # 1 – Receive Parity Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or “STS-1 Telecom Bus – Channel 1” has declared a “Receive Parity Error” Interrupt since the last read of this register.</p> <p>0 – The “Receive Parity Error” Interrupt has not occurred since the last read of this register.</p> <p>1 – The “Receive Parity Error” Interrupt has occurred since the last read of this register.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 1” has been enabled.</p> |
| 4 | Telecom Bus # 0 Receive Parity Error Interrupt Status | RUR | <p>STS-1 Telecom Bus # 0 – Receive Parity Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or “STS-1 Telecom Bus – Channel 3” has declared a “Receive Parity Error” Interrupt since the last read of this register.</p> <p>0 – The “Receive Parity Error” Interrupt has not occurred since the last read of this register.</p> <p>1 – The “Receive Parity Error” Interrupt has occurred since the last read of this register.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 0” has been enabled.</p> |
| 3 | Unused | R/O | |
| 2 | Telecom Bus # 2 – Receive Parity Error Interrupt | R/W | <p>STS-1 Telecom Bus # 2 – Receive Parity Error Interrupt Enable</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Receive Parity Error” Interrupt of STS-1 Telecom Bus – Channel 2.</p> |

| | | | |
|---|---|-----|--|
| | Enable | | <p>“Receive Parity Error” Interrupt for STS-1 Telecom Bus – Channel 2. If the user enables this interrupt, then STS-1 Telecom Bus – Channel 2 will generate an interrupt anytime the “Receive STS-1 Telecom Bus” detects a parity error within the incoming STS-1 data.</p> <p>0 – Disables the “Receive Parity Error” Interrupt. 1 – Enables the “Receive Parity Error” Interrupt.</p> <p>Note: <i>This bit-field is only active if “STS-1 Telecom Bus – Channel 2” has been enabled.</i></p> |
| 1 | Telecom Bus # 1 – Receive Parity Error Interrupt Enable | R/W | <p>STS-1 Telecom Bus # 1 – Receive Parity Error Interrupt Enable</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Receive Parity Error” Interrupt for STS-1 Telecom Bus – Channel 1. If the user enables this interrupt, then STS-1 Telecom Bus – Channel 1 will generate an interrupt anytime the “Receive STS-1 Telecom Bus” detects a parity error within the incoming STS-1 data.</p> <p>0 – Disables the “Receive Parity Error” Interrupt. 1 – Enables the “Receive Parity Error” Interrupt.</p> <p>Note: <i>This bit-field is only active if “STS-1 Telecom Bus – Channel 1” has been enabled.</i></p> |
| 0 | Telecom Bus # 0 – Receive Parity Error Interrupt Enable | R/W | <p>STS-1 Telecom Bus # 0 – Receive Parity Error Interrupt Enable</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Receive Parity Error” Interrupt for STS-1 Telecom Bus – Channel 0. If the user enables this interrupt, then STS-1 Telecom Bus – Channel 0 will generate an interrupt anytime the “Receive STS-1 Telecom Bus” detects a parity error within the incoming STS-1 data.</p> <p>0 – Disables the “Receive Parity Error” Interrupt. 1 – Enables the “Receive Parity Error” Interrupt.</p> <p>Note: <i>This bit-field is only active if “STS-1 Telecom Bus – Channel 0” has been enabled.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 34: Interface Control Register – STS-1/STM-0 Telecom Bus FIFO Status Register (Address Location = 0x013D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|--------|------------------------------------|-------------------------------------|------------------------------------|-------------------------------------|------------------------------------|-------------------------------------|
| Unused | Unused | STS-1 Telecom Bus Tx Overrun Bus 2 | STS-1 Telecom Bus Tx Underrun Bus 2 | STS-1 Telecom Bus Tx Overrun Bus 1 | STS-1 Telecom Bus Tx Underrun Bus 1 | STS-1 Telecom Bus Tx Overrun Bus 0 | STS-1 Telecom Bus Tx Underrun Bus 0 |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 | Unused | R/O | |
| 6 | Unused | R/O | |
| 5 | STS-1 Telecom Bus – Tx FIFO Overrun # 2 | R/O | <p>STS-1 Telecom Bus – Transmit FIFO Overrun Indicator – Channel 2:</p> <p>This READ-ONLY bit-field indicates whether or not “STS-1 Telecom Bus – Channel 2” is currently declaring a “Transmit FIFO Overrun” condition.</p> <p>0 – Indicates that “STS-1 Telecom Bus – Channel 2” is NOT declaring a “Transmit FIFO Overrun” condition.</p> <p>1 – Indicates that “STS-1 Telecom Bus – Channel 2” is currently declaring a “Transmit FIFO Overrun” condition.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 2” has been enabled.</p> |
| 4 | STS-1 Telecom Bus – Tx FIFO Underrun # 2 | R/O | <p>STS-1 Telecom Bus – Transmit FIFO Underrun Indicator – Channel 2:</p> <p>This READ-ONLY bit-field indicates whether or not “STS-1 Telecom Bus – Channel 2” is currently declaring a “Transmit FIFO Underrun” condition.</p> <p>0 – Indicates that “STS-1 Telecom Bus – Channel 2” is NOT declaring a “Transmit FIFO Underrun” condition.</p> <p>1 – Indicates that “STS-1 Telecom Bus – Channel 2” is currently declaring a “Transmit FIFO Underrun” condition.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 2” has been enabled.</p> |
| 3 | STS-1 Telecom Bus – Tx FIFO Overrun # 1 | R/O | <p>STS-1 Telecom Bus – Transmit FIFO Overrun Indicator – Channel 1:</p> <p>This READ-ONLY bit-field indicates whether or not “STS-1 Telecom Bus – Channel 1” is currently declaring a “Transmit FIFO Overrun” condition.</p> <p>0 – Indicates that “STS-1 Telecom Bus – Channel 1” is NOT declaring a “Transmit FIFO Overrun” condition.</p> <p>1 – Indicates that “STS-1 Telecom Bus – Channel 1” is currently declaring a “Transmit FIFO Overrun” condition.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 1” has been enabled.</p> |
| 2 | STS-1 Telecom Bus – Tx FIFO Underrun # 1 | R/O | <p>STS-1 Telecom Bus – Transmit FIFO Underrun Indicator – Channel 1:</p> <p>This READ-ONLY bit-field indicates whether or not “STS-1 Telecom Bus – Channel 1” is currently declaring a “Transmit FIFO Underrun” condition.</p> <p>0 – Indicates that “STS-1 Telecom Bus – Channel 1” is NOT declaring a</p> |

| | | | |
|---|---|-----|--|
| | | | <p>“Transmit FIFO Underrun” condition.</p> <p>1 – Indicates that “STS-1 Telecom Bus – Channel 1” is currently declaring a “Transmit FIFO Underrun” condition.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 1” has been enabled.</p> |
| 1 | STS-1 Telecom Bus – TxFIFO Overrun # 0 | R/O | <p>STS-1 Telecom Bus – Transmit FIFO Overrun Indicator – Channel 0:</p> <p>This READ-ONLY bit-field indicates whether or not “STS-1 Telecom Bus – Channel 0” is currently declaring a “Transmit FIFO Overrun” condition.</p> <p>0 – Indicates that “STS-1 Telecom Bus – Channel 0” is NOT declaring a “Transmit FIFO Overrun” condition.</p> <p>1 – Indicates that “STS-1 Telecom Bus – Channel 0” is currently declaring a “Transmit FIFO Overrun” condition.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 0” has been enabled.</p> |
| 0 | STS-1 Telecom Bus – TxFIFO Underrun # 0 | R/O | <p>STS-1 Telecom Bus – Transmit FIFO Underrun Indicator – Channel 0:</p> <p>This READ-ONLY bit-field indicates whether or not “STS-1 Telecom Bus – Channel 0” is currently declaring a “Transmit FIFO Underrun” condition.</p> <p>0 – Indicates that “STS-1 Telecom Bus – Channel 0” is NOT declaring a “Transmit FIFO Underrun” condition.</p> <p>1 – Indicates that “STS-1 Telecom Bus – Channel 0” is currently declaring a “Transmit FIFO Underrun” condition.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 0” has been enabled.</p> |

Table 35: Interface Control Register – STS-1/STM-0 Telecom Bus FIFO Interrupt Status Register (Address Location= 0x013E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|--------|---|--|---|--|---|--|
| Unused | Unused | STS-1 Telecom Bus # 2 Tx Overrun Interrupt Status | STS-1 Telecom Bus # 2 Tx Underrun Interrupt Status | STS-1 Telecom Bus # 1 Tx Overrun Interrupt Status | STS-1 Telecom Bus # 1 Tx Underrun Interrupt Status | STS-1 Telecom Bus # 0 Tx Overrun Interrupt Status | STS-1 Telecom Bus # 0 Tx Underrun Interrupt Status |
| R/O | R/O | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 | Unused | R/O | |
| 6 | Unused | R/O | |
| 5 | STS-1 Telecom Bus # 2 – Tx FIFO Overrun Interrupt Status | RUR | <p>STS-1 Telecom Bus – Tx FIFO Overrun Interrupt Status – Channel 2:</p> <p>This RESET-upon-READ bit-field indicates whether or not “STS-1 Telecom Bus – Channel 2” has declared a “Tx FIFO Overrun” Interrupt since the last read of this register.</p> <p>0 – Indicates that “STS-1 Telecom Bus – Channel 2” has NOT declared a “Tx FIFO Overrun” Interrupt since the last read of this register.</p> <p>1 – Indicates that “STS-1 Telecom Bus – Channel 2” has declared a “Tx FIFO Overrun” Interrupt since the last read of this register.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 2” has been enabled.</p> |
| 4 | STS-1 Telecom Bus # 2 – Tx FIFO Underrun Interrupt Status | RUR | <p>STS-1 Telecom Bus – Tx FIFO Underrun Interrupt Status – Channel 2:</p> <p>This RESET-upon-READ bit-field indicates whether or not “STS-1 Telecom Bus – Channel 2” has declared a “Tx FIFO Underrun” Interrupt since the last read of this register.</p> <p>0 – Indicates that “STS-1 Telecom Bus – Channel 2” has NOT declared a “Tx FIFO Underrun” Interrupt since the last read of this register.</p> <p>1 – Indicates that “STS-1 Telecom Bus – Channel 2” has declared a “Tx FIFO Underrun” Interrupt since the last read of this register.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 2” has been enabled.</p> |
| 3 | STS-1 Telecom Bus # 1 – Tx FIFO Overrun Interrupt Status | RUR | <p>STS-1 Telecom Bus – Tx FIFO Overrun Interrupt Status – Channel 1:</p> <p>This RESET-upon-READ bit-field indicates whether or not “STS-1 Telecom Bus – Channel 1” has declared a “Tx FIFO Overrun” Interrupt since the last read of this register.</p> <p>0 – Indicates that “STS-1 Telecom Bus – Channel 1” has NOT declared a “Tx FIFO Overrun” Interrupt since the last read of this register.</p> <p>1 – Indicates that “STS-1 Telecom Bus – Channel 1” has declared a “Tx FIFO Overrun” Interrupt since the last read of this register.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 1” has been enabled.</p> |
| 2 | STS-1 Telecom Bus # 1 – | RUR | <p>STS-1 Telecom Bus – Tx FIFO Underrun Interrupt Status – Channel 1:</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--|-----|--|
| | TxFIFO Underrun Interrupt Status | | <p>This RESET-upon-READ bit-field indicates whether or not “STS-1 Telecom Bus – Channel 1” has declared a “TxFIFO Underrun” Interrupt since the last read of this register.</p> <p>0 – Indicates that “STS-1 Telecom Bus – Channel 1” has NOT declared a “TxFIFO Underrun” Interrupt since the last read of this register.</p> <p>1 – Indicates that “STS-1 Telecom Bus – Channel 1” has declared a “TxFIFO Overrun” Interrupt since the last read of this register.</p> <p>Note: <i>This bit-field is only active if “STS-1 Telecom Bus – Channel 1” has been enabled.</i></p> |
| 1 | STS-1 Telecom Bus # 0 – TxFIFO Overrun Interrupt Status | RUR | <p>STS-1 Telecom Bus – TxFIFO Overrun Interrupt Status – Channel 0:</p> <p>This RESET-upon-READ bit-field indicates whether or not “STS-1 Telecom Bus – Channel 0” has declared a “TxFIFO Overrun” Interrupt since the last read of this register.</p> <p>0 – Indicates that “STS-1 Telecom Bus – Channel 0” has NOT declared a “TxFIFO Overrun” Interrupt since the last read of this register.</p> <p>1 – Indicates that “STS-1 Telecom Bus – Channel 0” has declared a “TxFIFO Overrun” Interrupt since the last read of this register.</p> <p>Note: <i>This bit-field is only active if “STS-1 Telecom Bus – Channel 0” has been enabled.</i></p> |
| 0 | STS-1 Telecom Bus # 0 – TxFIFO Underrun Interrupt Status | RUR | <p>STS-1 Telecom Bus – TxFIFO Underrun Interrupt Status – Channel 0:</p> <p>This RESET-upon-READ bit-field indicates whether or not “STS-1 Telecom Bus – Channel 0” has declared a “TxFIFO Underrun” Interrupt since the last read of this register.</p> <p>0 – Indicates that “STS-1 Telecom Bus – Channel 0” has NOT declared a “TxFIFO Underrun” Interrupt since the last read of this register.</p> <p>1 – Indicates that “STS-1 Telecom Bus – Channel 0” has declared a “TxFIFO Overrun” Interrupt since the last read of this register.</p> <p>Note: <i>This bit-field is only active if “STS-1 Telecom Bus – Channel 0” has been enabled.</i></p> |

Table 36: Interface Control Register – STS-1/STM-0 Telecom Bus FIFO Interrupt Enable Register (Address Location= 0x013F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|--------|---|--|---|--|---|--|
| Unused | Unused | STS-1 Telecom Bus # 2 Tx Overrun Interrupt Enable | STS-1 Telecom Bus # 2 Tx Underrun Interrupt Enable | STS-1 Telecom Bus # 1 Tx Overrun Interrupt Enable | STS-1 Telecom Bus # 1 Tx Underrun Interrupt Enable | STS-1 Telecom Bus # 0 Tx Overrun Interrupt Enable | STS-1 Telecom Bus # 0 Tx Underrun Interrupt Enable |
| R/O | R/O | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | Unused | R/O | |
| 6 | Unused | R/O | |
| 5 | STS-1 Telecom Bus # 2 Tx FIFO Overrun Interrupt Enable | | <p>STS-1 Telecom Bus – Tx FIFO Overrun Interrupt Enable – Channel 2:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Tx FIFO Overrun” Interrupt, associated with STS-1 Telecom Bus – Channel 2. If the user enables this interrupt, then the “STS-1 Telecom Bus – Channel 2” will generate an interrupt anytime it declares the “Tx FIFO Overrun” condition.</p> <p>0 – Disables the “Tx FIFO Overrun” Interrupt, associated with “STS-1 Telecom Bus – Channel 2.</p> <p>1 – Enables the “Tx FIFO Overrun” Interrupt, associated with “STS-1 Telecom Bus – Channel 2.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 2” has been enabled.</p> |
| 4 | STS-1 Telecom Bus # 2 Tx FIFO Underrun Interrupt Enable | R/W | <p>STS-1 Telecom Bus – Tx FIFO Underrun Interrupt Enable – Channel 2:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Tx FIFO Underrun” Interrupt, associated with STS-1 Telecom Bus – Channel 2. If the user enables this interrupt, then the “STS-1 Telecom Bus – Channel 2” will generate an interrupt anytime it declares the “Tx FIFO Underrun” condition.</p> <p>0 – Disables the “Tx FIFO Underrun” Interrupt, associated with “STS-1 Telecom Bus – Channel 2.</p> <p>1 – Enables the “Tx FIFO Underrun” Interrupt, associated with “STS-1 Telecom Bus – Channel 2.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 2” has been enabled.</p> |
| 3 | STS-1 Telecom Bus # 1 Tx FIFO Overrun Interrupt Enable | R/W | <p>STS-1 Telecom Bus – Tx FIFO Overrun Interrupt Enable – Channel 1:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Tx FIFO Overrun” Interrupt, associated with STS-1 Telecom Bus – Channel 1. If the user enables this interrupt, then the “STS-1 Telecom Bus – Channel 1” will generate an interrupt anytime it declares the “Tx FIFO Overrun” condition.</p> <p>0 – Disables the “Tx FIFO Overrun” Interrupt, associated with “STS-1 Telecom Bus – Channel 1.</p> <p>1 – Enables the “Tx FIFO Overrun” Interrupt, associated with “STS-1</p> |

| | | | |
|---|--|-----|--|
| | | | <p>Telecom Bus – Channel 1.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 1” has been enabled.</p> |
| 2 | STS-1 Telecom Bus # 1 TxFIFO Underrun Interrupt Enable | R/W | <p>STS-1 Telecom Bus – TxFIFO Underrun Interrupt Enable – Channel 1:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “TxFIFO Underrun” Interrupt, associated with STS-1 Telecom Bus – Channel 1. If the user enables this interrupt, then the “STS-1 Telecom Bus – Channel 1” will generate an interrupt anytime it declares the “TxFIFO Underrun” condition.</p> <p>0 – Disables the “TxFIFO Underrun” Interrupt, associated with “STS-1 Telecom Bus – Channel 1.</p> <p>1 – Enables the “TxFIFO Underrun” Interrupt, associated with “STS-1 Telecom Bus – Channel 1.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 1” has been enabled.</p> |
| 1 | STS-1 Telecom Bus # 0 TxFIFO Overrun Interrupt Enable | R/W | <p>STS-1 Telecom Bus – TxFIFO Overrun Interrupt Enable – Channel 0:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “TxFIFO Overrun” Interrupt, associated with STS-1 Telecom Bus – Channel 0. If the user enables this interrupt, then the “STS-1 Telecom Bus – Channel 0” will generate an interrupt anytime it declares the “TxFIFO Overrun” condition.</p> <p>0 – Disables the “TxFIFO Overrun” Interrupt, associated with “STS-1 Telecom Bus – Channel 0.</p> <p>1 – Enables the “TxFIFO Overrun” Interrupt, associated with “STS-1 Telecom Bus – Channel 0.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 0” has been enabled.</p> |
| 0 | STS-1 Telecom Bus # 0 TxFIFO Underrun Interrupt Enable | R/W | <p>STS-1 Telecom Bus – TxFIFO Underrun Interrupt Enable – Channel 0:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “TxFIFO Underrun” Interrupt, associated with STS-1 Telecom Bus – Channel 3. If the user enables this interrupt, then the “STS-1 Telecom Bus – Channel 0” will generate an interrupt anytime it declares the “TxFIFO Underrun” condition.</p> <p>0 – Disables the “TxFIFO Underrun” Interrupt, associated with “STS-1 Telecom Bus – Channel 0.</p> <p>1 – Enables the “TxFIFO Underrun” Interrupt, associated with “STS-1 Telecom Bus – Channel 0.</p> <p>Note: This bit-field is only active if “STS-1 Telecom Bus – Channel 0” has been enabled.</p> |

Table 37: Operation General Purpose Input/Output Register – Byte 0 (Address Location= 0x0147)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|--------|--------|--------|--------|--------|--------|--------|
| GPIO_7 | GPIO_6 | GPIO_5 | GPIO_4 | GPIO_3 | GPIO_2 | GPIO_1 | GPIO_0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------|------|---|
| 7 | GPIO_7 | R/W | <p>General Purpose Input/Output Pin # 7:</p> <p>The exact function of this READ/WRITE bit-field depends upon whether the “GPIO_7” pin is configured to be an input or an output pin.</p> <p>If GPIO_7 is configured to be an input pin:</p> <p>If GPIO_7 is configured to be an input pin, then this register bit operates as a READ-ONLY bit-field that reflects the state of the “GPIO_7” (pin number AA25) input pin.</p> <p>If the “GPIO_7” input pin is pulled to a logic “HIGH”, then this register bit will be set to “1”. Conversely, if the “GPIO_7” input pin is pulled to a logic “LOW”, then this register bit will be set to “0”.</p> <p>If GPIO_7 is configured to be an output pin:</p> <p>If GPIO_7 is configured to be an output pin, then the user can control the logic level of “GPIO_7” by writing the appropriate value into this bit-field.</p> <p>Setting this bit-field to “0” causes the GPIO_7 output pin to be driven “LOW”. Conversely, setting this bit-field to “1” causes the GPIO_7 output pin to be driven “HIGH”.</p> <p>Note: This register bit-field is only active if STS-1 Telecom Bus – Channel 2 is enabled.</p> |
| 6 | GPIO_6 | R/W | <p>General Purpose Input/Output Pin # 6:</p> <p>The exact function of this READ/WRITE bit-field depends upon whether the “GPIO_6” pin is configured to be an input or an output pin.</p> <p>If GPIO_6 is configured to be an input pin:</p> <p>If GPIO_6 is configured to be an input pin, then this register bit operates as a READ-ONLY bit-field that reflects the state of the “GPIO_6” (pin number W24) input pin.</p> <p>If the “GPIO_6” input pin is pulled to a logic “HIGH”, then this register bit will be set to “1”. Conversely, if the “GPIO_6” input pin is pulled to a logic “LOW”, then this register bit will be set to “0”.</p> <p>If GPIO_6 is configured to be an output pin:</p> <p>If GPIO_6 is configured to be an output pin, then the user can control the logic level of “GPIO_6” by writing the appropriate value into this bit-field.</p> <p>Setting this bit-field to “0” causes the GPIO_6 output pin to be driven “LOW”. Conversely, setting this bit-field to “1” causes the GPIO_6 output pin to be driven “HIGH”.</p> <p>Note: This register bit-field is only active if STS-1 Telecom Bus – Channel 2 is enabled.</p> |
| 5 | GPIO_5 | R/W | <p>General Purpose Input/Output Pin # 5:</p> <p>The exact function of this READ/WRITE bit-field depends upon whether the “GPIO_5” pin is configured to be an input or an output pin.</p> |

| | | | |
|---|--------|-----|--|
| | | | <p>If GPIO_5 is configured to be an input pin:</p> <p>If GPIO_5 is configured to be an input pin, then this register bit operates as a READ-ONLY bit-field that reflects the state of the “GPIO_5” (pin number AC26) input pin.</p> <p>If the “GPIO_5” input pin is pulled to a logic “HIGH”, then this register bit will be set to “1”. Conversely, if the “GPIO_5” input pin is pulled to a logic “LOW”, then this register bit will be set to “0”.</p> <p>If GPIO_5 is configured to be an output pin:</p> <p>If GPIO_5 is configured to be an output pin, then the user can control the logic level of “GPIO_5” by writing the appropriate value into this bit-field.</p> <p>Setting this bit-field to “0” causes the GPIO_5 output pin to be driven “LOW”. Conversely, setting this bit-field to “1” causes the GPIO_5 output pin to be driven “HIGH”.</p> <p>Note: This register bit-field is only active if STS-1 Telecom Bus – Channel 1 is enabled.</p> |
| 4 | GPIO_4 | R/W | <p>General Purpose Input/Output Pin # 4:</p> <p>The exact function of this READ/WRITE bit-field depends upon whether the “GPIO_4” pin is configured to be an input or an output pin.</p> <p>If GPIO_4 is configured to be an input pin:</p> <p>If GPIO_4 is configured to be an input pin, then this register bit operates as a READ-ONLY bit-field that reflects the state of the “GPIO_4” (pin number Y25) input pin.</p> <p>If the “GPIO_4” input pin is pulled to a logic “HIGH”, then this register bit will be set to “1”. Conversely, if the “GPIO_4” input pin is pulled to a logic “LOW”, then this register bit will be set to “0”.</p> <p>If GPIO_4 is configured to be an output pin:</p> <p>If GPIO_4 is configured to be an output pin, then the user can control the logic level of “GPIO_4” by writing the appropriate value into this bit-field.</p> <p>Setting this bit-field to “0” causes the GPIO_4 output pin to be driven “LOW”. Conversely, setting this bit-field to “1” causes the GPIO_4 output pin to be driven “HIGH”.</p> <p>Note: This register bit-field is only active if STS-1 Telecom Bus – Channel 1 is enabled.</p> |
| 3 | GPIO_3 | R/W | <p>General Purpose Input/Output Pin # 3:</p> <p>The exact function of this READ/WRITE bit-field depends upon whether the “GPIO_3” pin is configured to be an input or an output pin.</p> <p>If GPIO_3 is configured to be an input pin:</p> <p>If GPIO_3 is configured to be an input pin, then this register bit operates as a READ-ONLY bit-field that reflects the state of the “GPIO_3” (pin number AB26) input pin.</p> <p>If the “GPIO_3” input pin is pulled to a logic “HIGH”, then this register bit will be set to “1”. Conversely, if the “GPIO_3” input pin is pulled to a logic “LOW”, then this register bit will be set to “0”.</p> <p>If GPIO_3 is configured to be an output pin:</p> <p>If GPIO_3 is configured to be an output pin, then the user can control the logic level of “GPIO_3” by writing the appropriate value into this bit-field.</p> <p>Setting this bit-field to “0” causes the GPIO_3 output pin to be driven “LOW”. Conversely, setting this bit-field to “1” causes the GPIO_3 output pin to be driven “HIGH”.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--------|-----|---|
| | | | <p>Note: This register bit-field is only active if STS-1 Telecom Bus – Channel 1 is enabled.</p> |
| 2 | GPIO_2 | R/W | <p>General Purpose Input/Output Pin # 2:</p> <p>The exact function of this READ/WRITE bit-field depends upon whether the “GPIO_2” pin is configured to be an input or an output pin.</p> <p>If GPIO_2 is configured to be an input pin:</p> <p>If GPIO_2 is configured to be an input pin, then this register bit operates as a READ-ONLY bit-field that reflects the state of the “GPIO_2” (pin number V23) input pin.</p> <p>If the “GPIO_2” input pin is pulled to a logic “HIGH”, then this register bit will be set to “1”. Conversely, if the “GPIO_2” input pin is pulled to a logic “LOW”, then this register bit will be set to “0”.</p> <p>If GPIO_2 is configured to be an output pin:</p> <p>If GPIO_2 is configured to be an output pin, then the user can control the logic level of “GPIO_2” by writing the appropriate value into this bit-field.</p> <p>Setting this bit-field to “0” causes the GPIO_2 output pin to be driven “LOW”. Conversely, setting this bit-field to “1” causes the GPIO_2 output pin to be driven “HIGH”.</p> <p>Note: This register bit-field is only active if STS-1 Telecom Bus – Channel 0 is enabled.</p> |
| 1 | GPIO_1 | R/W | <p>General Purpose Input/Output Pin # 1:</p> <p>The exact function of this READ/WRITE bit-field depends upon whether the “GPIO_1” pin is configured to be an input or an output pin.</p> <p>If GPIO_1 is configured to be an input pin:</p> <p>If GPIO_1 is configured to be an input pin, then this register bit operates as a READ-ONLY bit-field that reflects the state of the “GPIO_1” (pin number AC27) input pin.</p> <p>If the “GPIO_1” input pin is pulled to a logic “HIGH”, then this register bit will be set to “1”. Conversely, if the “GPIO_1” input pin is pulled to a logic “LOW”, then this register bit will be set to “0”.</p> <p>If GPIO_1 is configured to be an output pin:</p> <p>If GPIO_1 is configured to be an output pin, then the user can control the logic level of “GPIO_1” by writing the appropriate value into this bit-field.</p> <p>Setting this bit-field to “0” causes the GPIO_1 output pin to be driven “LOW”. Conversely, setting this bit-field to “1” causes the GPIO_1 output pin to be driven “HIGH”.</p> <p>Note: This register bit-field is only active if STS-1 Telecom Bus – Channel 0 is enabled.</p> |
| 0 | GPIO_0 | R/W | <p>General Purpose Input/Output Pin # 0:</p> <p>The exact function of this READ/WRITE bit-field depends upon whether the “GPIO_0” pin is configured to be an input or an output pin.</p> <p>If GPIO_0 is configured to be an input pin:</p> <p>If GPIO_0 is configured to be an input pin, then this register bit operates as a READ-ONLY bit-field that reflects the state of the “GPIO_0” (pin number W25) input pin.</p> <p>If the “GPIO_0” input pin is pulled to a logic “HIGH”, then this register bit will be set to “1”. Conversely, if the “GPIO_0” input pin is pulled to a logic “LOW”, then this register bit will be set to “0”.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|---|
| | | | <p>If GPIO_0 is configured to be an output pin:</p> <p>If GPIO_0 is configured to be an output pin, then the user can control the logic level of "GPIO_0" by writing the appropriate value into this bit-field.</p> <p>Setting this bit-field to "0" causes the GPIO_0 output pin to be driven "LOW". Conversely, setting this bit-field to "1" causes the GPIO_0 output pin to be driven "HIGH".</p> <p>Note: <i>This register bit-field is only active if STS-1 Telecom Bus – Channel 0 is enabled.</i></p> |
|--|--|--|---|

Table 38: Operation General Purpose Input/Output Direction Register 0 (Address Location= 0x014B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| GPIO_DIR[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------|------|--|
| 7 | GPIO_DIR[7] | R/W | <p>GPIO_7 Direction Select:</p> <p>This READ/WRITE bit-field permits the user to configure the “GPIO_7” pin (pin number AA25) to function as either an input or an output pin.</p> <p>0 – Configures GPIO_7 to function as an input pin.</p> <p>1 – Configures GPIO_7 to function as an output pin.</p> <p>Note: This register bit-field is only active if STS-1 Telecom Bus Interface – Channel 2 is enabled.</p> |
| 6 | GPIO_DIR[6] | R/W | <p>GPIO_6 Direction Select:</p> <p>This READ/WRITE bit-field permits the user to configure the “GPIO_6” pin (pin number W24) to function as either an input or an output pin.</p> <p>0 – Configures GPIO_6 to function as an input pin.</p> <p>1 – Configures GPIO_6 to function as an output pin.</p> <p>Note: This register bit-field is only active if STS-1 Telecom Bus Interface – Channel 2 is enabled.</p> |
| 5 | GPIO_DIR[5] | R/W | <p>GPIO_5 Direction Select:</p> <p>This READ/WRITE bit-field permits the user to configure the “GPIO_5” pin (pin number AC26) to function as either an input or an output pin.</p> <p>0 – Configures GPIO_5 to function as an input pin.</p> <p>1 – Configures GPIO_5 to function as an output pin.</p> <p>Note: This register bit-field is only active if STS-1 Telecom Bus Interface – Channel 1 is enabled.</p> |
| 4 | GPIO_DIR[4] | R/W | <p>GPIO_4 Direction Select:</p> <p>This READ/WRITE bit-field permits the user to configure the “GPIO_4” pin (pin number Y25) to function as either an input or an output pin.</p> <p>0 – Configures GPIO_4 to function as an input pin.</p> <p>1 – Configures GPIO_4 to function as an output pin.</p> <p>Note: This register bit-field is only active if STS-1 Telecom Bus Interface – Channel 1 is enabled.</p> |
| 3 | GPIO_DIR[3] | R/W | <p>GPIO_3 Direction Select:</p> <p>This READ/WRITE bit-field permits the user to configure the “GPIO_3” pin (pin number AB26) to function as either an input or an output pin.</p> <p>0 – Configures GPIO_3 to function as an input pin.</p> <p>1 – Configures GPIO_3 to function as an output pin.</p> <p>Note: This register bit-field is only active if STS-1 Telecom Bus Interface – Channel 1 is enabled.</p> |

| | | | |
|---|-------------|-----|---|
| 2 | GPIO_DIR[2] | R/W | <p>GPIO_2 Direction Select:</p> <p>This READ/WRITE bit-field permits the user to configure the “GPIO_2” pin (pin number V23) to function as either an input or an output pin.</p> <p>0 – Configures GPIO_2 to function as an input pin.</p> <p>1 – Configures GPIO_2 to function as an output pin.</p> <p>Note: <i>This register bit-field is only active if STS-1 Telecom Bus Interface – Channel 0 is enabled.</i></p> |
| 1 | GPIO_DIR[1] | R/W | <p>GPIO_1 Direction Select:</p> <p>This READ/WRITE bit-field permits the user to configure the “GPIO_1” pin (pin number AC27) to function as either an input or an output pin.</p> <p>0 – Configures GPIO_1 to function as an input pin.</p> <p>1 – Configures GPIO_1 to function as an output pin.</p> <p>Note: <i>This register bit-field is only active if STS-1 Telecom Bus Interface – Channel 0 is enabled.</i></p> |
| 0 | GPIO_DIR[0] | R/W | <p>GPIO_0 Direction Select:</p> <p>This READ/WRITE bit-field permits the user to configure the “GPIO_0” pin (pin number W25) to function as either an input or an output pin.</p> <p>0 – Configures GPIO_0 to function as an input pin.</p> <p>1 – Configures GPIO_0 to function as an output pin.</p> <p>Note: <i>This register bit-field is only active if STS-1 Telecom Bus Interface – Channel 0 is enabled.</i></p> |

Table 39: Operation Output Control Register – Byte 1 (Address Location= 0x0150)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-----------------|---|--------|-------|-------|-------|-------|
| 8kHz or STUFF Out Enable | 8kHz OUT Select | Egress Direction Monitored – STUFF Output | Unused | | | | |
| R/W | R/W | R/W | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | | | | | | | | | | | | |
|----------------------------------|--------------------------|----------------------------|---|----------------------------------|-------------------------|------------------------|---|---|------------------------|---|---|------------------------|---|---|----------------------------|---|---|-------------|
| 7 | 8kHz or STUFF Out Enable | R/W | <p>8kHz or STUFF Output Enable – LOF Output Pin:</p> <p>This READ/WRITE bit-field, along with Bit 6 (8kHz OUT Select) permits the user to define the role of the LOF output pin (pin AD11). The relationship between the states of these bit-fields and the corresponding role of the LOF output pin is presented below.</p> <table border="1"> <thead> <tr> <th>Bit 7 (8kHz or STUFF Out Enable)</th> <th>Bit 6 (8kHz OUT Select)</th> <th>Role of LOF output pin</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>LOF or AIS-L Indicator</td> </tr> <tr> <td>0</td> <td>1</td> <td>LOF or AIS-L Indicator</td> </tr> <tr> <td>1</td> <td>0</td> <td>Bit Stuff Indicator Output</td> </tr> <tr> <td>1</td> <td>1</td> <td>8kHz Output</td> </tr> </tbody> </table> <p>Note:</p> <ol style="list-style-type: none"> If Bit 7 is set to “0”, then Bit 1 (AIS-L Output Enable) within the “Receive STS-3 Transport – Auto AIS (in Downstream STS-1s) Control Register (Address Location= 0x116B) will indicate whether or not pin AD11 is the “LOF” or the “AIS-L” output indicator. If Bit 1 (AIS-L Output Enable) is set to “0”, then pin AD11 will function as the LOF output indicator. If Bit 1 (AIS-L Output Enable) is set to “1”, then pin AD11 will function as the AIS-L output indicator. | Bit 7 (8kHz or STUFF Out Enable) | Bit 6 (8kHz OUT Select) | Role of LOF output pin | 0 | 0 | LOF or AIS-L Indicator | 0 | 1 | LOF or AIS-L Indicator | 1 | 0 | Bit Stuff Indicator Output | 1 | 1 | 8kHz Output |
| Bit 7 (8kHz or STUFF Out Enable) | Bit 6 (8kHz OUT Select) | Role of LOF output pin | | | | | | | | | | | | | | | | |
| 0 | 0 | LOF or AIS-L Indicator | | | | | | | | | | | | | | | | |
| 0 | 1 | LOF or AIS-L Indicator | | | | | | | | | | | | | | | | |
| 1 | 0 | Bit Stuff Indicator Output | | | | | | | | | | | | | | | | |
| 1 | 1 | 8kHz Output | | | | | | | | | | | | | | | | |
| 6 | 8kHz OUT Select | R/W | <p>8kHz OUT – LOF Output Pin:</p> <p>This READ/WRITE bit-field, along with Bit 6 (8kHz OUT Select) permits the user to define the role of the LOF output pin (pin AD11). The relationship between the states of these bit-fields and the corresponding role of the LOF output pin is presented below.</p> <table border="1"> <thead> <tr> <th>Bit 7 (8kHz or STUFF Out Enable)</th> <th>Bit 6 (8kHz OUT Select)</th> <th>Role of LOF output pin</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>LOF or AIS-L Indicator</td> </tr> <tr> <td>0</td> <td>1</td> <td>LOF or AIS-L Indicator</td> </tr> <tr> <td>1</td> <td>0</td> <td>Bit Stuff Indicator Output</td> </tr> <tr> <td>1</td> <td>1</td> <td>8kHz Output</td> </tr> </tbody> </table> | Bit 7 (8kHz or STUFF Out Enable) | Bit 6 (8kHz OUT Select) | Role of LOF output pin | 0 | 0 | LOF or AIS-L Indicator | 0 | 1 | LOF or AIS-L Indicator | 1 | 0 | Bit Stuff Indicator Output | 1 | 1 | 8kHz Output |
| Bit 7 (8kHz or STUFF Out Enable) | Bit 6 (8kHz OUT Select) | Role of LOF output pin | | | | | | | | | | | | | | | | |
| 0 | 0 | LOF or AIS-L Indicator | | | | | | | | | | | | | | | | |
| 0 | 1 | LOF or AIS-L Indicator | | | | | | | | | | | | | | | | |
| 1 | 0 | Bit Stuff Indicator Output | | | | | | | | | | | | | | | | |
| 1 | 1 | 8kHz Output | | | | | | | | | | | | | | | | |

| | | | |
|-------|---------------------------------------|-----|---|
| 5 | Egress Direct Monitored –STUFF Output | R/W | <p>Egress Direction Monitored – STUFF Output:</p> <p>If the LOF output pin has been configured to function as a “STUFF Indicator” output, then it can be configured to reflect the current stuff opportunities of the channel designated by Bits 7 through 4 (Stuff Indicator Channel Select[3:0]) within the Operation Output Control Register – Byte 0.</p> <p>This READ/WRITE bit-field permits the user to configure the LOF output pin to either reflect the “current stuff opportunities” for the Ingress or Egress Path of the selected channel.</p> <p>0 – Configures the LOF output pin to reflect the “current stuff opportunity” of the Ingress Path of the “selected” channel.</p> <p>1 – Configures the LOF output pin to reflect the “current stuff opportunity” of the Egress Path of the “selected” channel.</p> <p>Note: <i>This bit-field will be ignored if the “selected” channel has been configured to operate in the STS-1 Mode.</i></p> |
| 4 – 0 | Unused | R/O | |

Table 40: Operation Output Control Register – Byte 0 (Address Location= 0x0153)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------------------------------------|-------|--------|-------|---------------------------------|-------|
| Unused | | Stuff Indicator Channel Select[1:0] | | Unused | | 8kHz Source Channel Select[1:0] | |
| R/O | R/O | R/W | R/W | R/O | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------------|------|--|
| 7 – 6 | Unused | R/O | |
| 5 – 4 | Stuff Indicator Channel Select[1:0] | R/W | <p>Stuff Indicator – Channel Select[1:0]:</p> <p>These two (2) READ/WRITE bit-fields permit the user to identify which of the 3 channels should have their “bit-stuff opportunity” status reflected on the LOF output pin.</p> <p>Setting these bit-fields to [0, 0] configures the LOF output pin to reflect the bit-stuff opportunity status of Channel 0. Likewise, setting these bit-fields to [1, 0] configures the LOF output pin to reflect the bit-stuff opportunity status of Channel 2.</p> <p>Note: These bit-fields are ignored if any of the following are true.</p> <ol style="list-style-type: none"> 1. If the corresponding channel has been configured to operate in the STS-1 Mode. 2. If the LOF output pin has been configured to function as the LOF or AIS-L indicator output. 3. If the LOF output pin has been configured to function as an 8kHz output pin. |
| 3 – 2 | Unused | R/O | |
| 1 – 0 | 8kHz Source Channel Select[1:0] | R/W | <p>8kHz Source Channel Select[1:0]:</p> <p>If the LOF output pin has been configured to output an 8kHz clock output signal, then the XRT94L33 will derive this 8kHz clock signal, from the Ingress DS3/E3 or Receive STS-1 signal of the “Selected” channel.</p> <p>These two(2) READ/WRITE bit-fields permit the user to specify the “Selected” channel.</p> <p>Setting these bit-fields to [0, 0] configures the LOF output pin to output an 8kHz clock signal, that is derived from the Ingress DS3/E3 or Receive STS-1 input signal of Channel 0. Likewise, setting these bit-fields to [1, 0] configures the LOF output pin to reflect the bit-stuff opportunity status of Channel 2.</p> <p>Note: These bit-fields are ignored if any of the following are true.</p> <ol style="list-style-type: none"> 1. If the LOF output pin has been configured to function as the LOF or AIS-L indicator output. 2. If the LOF output pin has been configured to function as the “Stuff Indicator” output pin. |

Table 41: Operation Slow Speed Port Control Register – Byte 1 (Address Location= 0x0154)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------|------------|----------------|--------|------------|------------|----------------|--------|
| SSI Enable | SSI Insert | SSI Force Zero | Unused | SSE Enable | SSE Insert | SSE Force Zero | Unused |
| R/W | R/W | R/W | R/O | R/W | R/W | R/W | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------|------|--|
| 7 | SSI Enable | R/W | <p>Slow-Speed Ingress – Interface Port Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the SSI (Slow-Speed Ingress) Interface Port.</p> <p>If the SSI Interface port is enabled, then it can be used to either monitor (e.g., extract) or to replace (e.g., insert) a DS3, E3 or STS-1 signal, into the Ingress DS3/E3 or Receive STS-1 path of the “Selected” channel.</p> <p>0 – Disables the SSI Interface Port. 1 – Enables the SSI Interface Port.</p> |
| 6 | SSI Insert | R/W | <p>Slow-Speed Ingress – Interface Port – Insert:</p> <p>This READ/WRITE bit-field permits the user to configure the SSI Interface port to either monitor (e.g., extract) an “Ingress DS3/E3” or “Receive STS-1” signal, or to replace (e.g., insert) a DS3, E3 or STS-1 signal into the Ingress DS3/E3 or Receive STS-1 path of the “Selected” channel.</p> <p>If the user configures the SSI Interface port to monitor a given DS3, E3 or STS-1 signal, then the SSI Interface will then be configured to be an “output” interface. In this case, the SSI Interface port will consist of an “SSI_POS”, “SSI_NEG” and “SSI_CLK” output signals. Additionally, a copy of the Ingress DS3/E3 or Receive STS-1 signal will be output via this output port.</p> <p>If the user configures the SSI Interface port to replace (e.g., insert) an “Ingress DS3/E3” or Receive STS-1 signal, then the SSI Interface will then be configured to be an “input” interface. In this case, the SSI Interface port will consist of an “SSI_POS”, “SSI_NEG” and “SSI_CLK” input signals. Additionally, the DS3, E3 or STS-1 signal, that is applied at this input port will overwrite that of the “Ingress DS3/E3” or the Receive STS-1 signal.</p> <p>0 – Configures the SSI Interface as an output port that will permit the user to monitor the “selected” Ingress DS3/E3 or Receive STS-1 signal. 1 – Configures the SSI Interface as an input port. In this configuration, the DS3, E3 or STS-1 signal that is input via this port will replace/overwrite the “Ingress” DS3/E3 or Receive STS-1 signal, within the “selected” channel, prior to being mapped into STS-3.</p> <p>Note: This bit-field will be ignored if the SSI Interface port is disabled.</p> |
| 5 | SSI Force Zero | R/W | <p>Slow Speed Ingress – Interface Port – Force to All Zeros:</p> <p>This READ/WRITE bit-field permits the user to force the Ingress DS3/E3 or Receive STS-1 signal, within the “selected” channel to an “All Zeros” pattern.</p> <p>0 – Configures the Ingress DS3/E3 or Receive STS-1 signal (within the “selected” channel) to flow to the DS3/E3 Mapper Block or to the Transmit SONET POH Processor block, in a normal manner. 1 – Forces the data, within the Ingress DS3/E3 or Receive STS-1 signal (within the “selected” channel) to an “All Zeros” pattern.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|----------------|-----|---|
| | | | Note: This bit-field will be ignored if the SSI Interface port is disabled. |
| 4 | Unused | R/O | |
| 3 | SSE Enable | R/W | <p>Slow-Speed Egress – Interface Port Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the SSE (Slow Speed Egress) Interface Port.</p> <p>If the SSE Interface port is enabled, then it can be used to either monitor (e.g., extract) or to replace (e.g., insert) a DS3, E3 or STS-1 signal, into the Egress DS3/E3 or Transmit STS-1 path of the “Selected” channel.</p> <p>0 – Disables the SSE Interface Port 1 – Enables the SSE Interface Port.</p> |
| 2 | SSE Insert | R/W | <p>Slow Speed Egress – Interface Port – Insert:</p> <p>This READ/WRITE bit-field permits the user to configure the SSE Interface port to either monitor (e.g., extract) an “Egress DS3/E3” or “Receive STS-1” signal, or to replace (e.g., insert) a DS3, E3 or STS-1 signal into the Egress DS3/E3 or Transmit STS-1 path of the “Selected” channel.</p> <p>If the user configures the SSE Interface port to monitor a given DS3, E3 or STS-1 signal, then the SSE Interface will then be configured to be an “output” interface. In this case, the SSE Interface port will consist of an “SSE_POS”, “SSE_NEG” and “SSE_CLK” output signals. Additionally, a copy of the Egress DS3/E3 or Transmit STS-1 signal will be output via this output port.</p> <p>If the user configures the SSE Interface port to replace (e.g., insert) an “Egress DS3/E3” or Transmit STS-1 signal, then the SSE Interface will then be configured to be an “input” interface. In this case, the SSE Interface port will consist of an “SSE_POS”, “SSE_NEG” and “SSE_CLK” input signals. Additionally, the DS3, E3 or STS-1 signal, that is applied at this input port will overwrite that of the “Egress DS3/E3” or the Transmit STS-1 signal.</p> <p>0 – Configures the SSE Interface as an output port that will permit the user to monitor the “selected” Egress DS3/E3 or Transmit STS-1 signal. 1 – Configures the SSE Interface as an input port. In this configuration, the DS3, E3 or STS-1 signal, that is input via this port will replace/overwrite the “Egress” DS3/E3 or Transmit STS-1 signal, within the “selected” channel, prior to being mapped into STS-3.</p> <p>Note: This bit-field will be ignored if the SSE Interface port is disabled.</p> |
| 1 | SSE Force Zero | R/W | <p>Slow Speed Egress – Interface Port – Force to All Zeros:</p> <p>This READ/WRITE bit-field permits the user to force the Egress DS3/E3 or Transmit STS-1 signal, within the “selected” channel to an “All Zeros” pattern.</p> <p>0 – Configures the Egress DS3/E3 or Transmit STS-1 signal (within the “selected” channel) to flow to the DS3/E3/STS-1 LIU IC in a normal manner. 1 – Forces the data, within the Egress DS3/E3 or Transmit STS-1 signal (within the “selected” channel) to an “All Zeros” pattern.</p> <p>Note: This bit-field will be ignored if the SSE Interface port is disabled.</p> |
| 0 | Unused | R/O | |

Table 42: Operation Slow Speed Port Control Register – Byte 0 (Address Location= 0x0157)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------------------------|-------|--------|-------|-------------------------|-------|
| Unused | | SSI_Channel_Select[1:0] | | Unused | | SSE_Channel_Select[1:0] | |
| R/O | R/O | R/W | R/W | R/O | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|---|
| 7 – 6 | Unused | R/O | |
| 5 – 4 | SSI_Channel_Select[1:0]: | R/W | <p>Slow-Speed Ingress – Interface Port – Channel Select[1:0]:</p> <p>These READ/WRITE bit-fields permit the user to select which of the 3 Ingress DS3/E3 or Receive STS-1 signals will be processed via the SSI Interface port.</p> <p>Setting SSI_Channel_Select[1:0] to [0, 0] configures the SSI Interface port to process the Ingress DS3/E3 or Receive STS-1 signal associated with Channel 0. Likewise, setting SSI_Channel_Select[1:0] to [1, 0] configures the SSI Interface port to process the Ingress DS3/E3 or Receive STS-1 signal associated with Channel 2.</p> <p>Note: These bit-fields are ignored if the SSI Interface port is disabled.</p> |
| 3 – 2 | Unused | R/O | |
| 1 – 0 | SSE_Channel_Select [1:0] | R/W | <p>Slow Speed Egress – Interface Port – Channel Select[1:0]:</p> <p>These READ/WRITE bit-fields permit the user to select which of the 3 Egress DS3/E3 or Receive STS-1 signals will be processed via the SSE Interface port.</p> <p>Setting SSE_Channel_Select[1:0] to [0, 0] configures the SSE Interface port to process the Egress DS3/E3 or Transmit STS-1 signal associated with Channel 0. Likewise, setting SSE_Channel_Select[1:0] to [1, 0] configures the SSE Interface port to process the Egress DS3/E3 or Transmit STS-1 signal associated with Channel 2.</p> <p>Note: These bit-fields are ignored if the SSE Interface port is disabled.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 43: Operation – DS3/E3/STS-1 Clock Frequency Out of Range Detection – Direction Register (Address Location= 0x0158)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|---------------------|
| Unused | | | | | | | ON_EGRESS DIRECTION |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------|------|--|
| 7 – 1 | Unused | R/O | |
| 0 | ON_EGRESS_DIRECTION | R/W | <p>Frequency Out of Range Detection on Egress Direction:</p> <p>This READ/WRITE bit-field permits the user to configure the “DS3/E3/STS-1 Clock Frequency – Out of Range Detector” to operate in either the Ingress or Egress direction.</p> <p>0 – Configures the DS3/E3/STS-1 Clock Frequency – Out of Range Detector” to operate on the DS3, E3 or STS-1 clock signals in the Ingress Direction.</p> <p>1 – Configures the DS3/E3/STS-1 Clock Frequency – Out of Range Detector” to operate on the DS3, E3 or STS-1 clock signals in the Egress Direction.</p> |

Table 44: Operation – DS3/E3/STS-1Clock Frequency – DS3 Out of Range Detection Threshold Register (Address Location= 0x015A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| DS3_OUT_OF_RANGE_DETECTION_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|---|
| 7 – 0 | DS3_OUT_OF_RANGE_DETECTION_THR | R/W | <p>DS3 Out of Range – Detection Threshold[7:0]:</p> <p>These eight READ/WRITE bit-fields permit the user to define (in terms of ppm) the frequency difference that must exist between a given DS3 signal (in either the Ingress or Egress direction) and that of the REFCLK45 input clock signal; before the XRT94L33 will declare a “DS3 Clock Frequency – Out of Range” condition.</p> |

Table 45: Operation – DS3/E3/STS-1 Clock Frequency – STS-1/E3 Out of Range Detection Threshold Registers (Address Location= 0x015B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| STS-1/E3_OUT_OF_RANGE_DETECTION_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------------|------|--|
| 7 – 0 | STS1/E3_OUT_OF_RANGE_DETECTION_THR | R/W | <p>STS-1/E3 Out of Range – Detection Threshold[7:0]:</p> <p>These eight READ/WRITE bit-fields permit the user to define (in terms of ppm) the frequency difference that must exist between a given STS-1 or E3 signal (in either the Ingress or Egress direction) and that of the REFCLK51/REFCLK34 input clock signal; before the XRT94L33 will declare a “STS-1/E3 Clock Frequency – Out of Range” condition.</p> |

Table 46: Operation – DS3/E3/STS-1 Frequency Out of Range Interrupt Enable Register – Byte 0 (Address Location=0x015D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|---|---|---|
| Unused | | | | | Out of Range – Channel 2 Interrupt enable | Out of Range – Channel 1 Interrupt Enable | Out of Range – Channel 0 Interrupt Enable |
| R/O | R/O | R/O | R/O | R/O | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7-3 | Unused | R/O | |
| 2 | Out of Range – Channel 2 Interrupt Enable | R/W | <p>DS3/E3/STS-1 Frequency – Out of Range – Channel 2 – Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “DS3/E3/STS-1 Frequency – Out of Range” Interrupt for Channel 2.</p> <p>If the user enables this interrupt, then the XRT94L33 will generate an interrupt anytime the frequency of the DS3, E3 or STS-1 signal (in the selected direction – Ingress or Egress) within Channel 2, differs from its corresponding Reference Clock signal (e.g., REFCLK45, REFCLK34 or REFCLK51) by its “Out of Range Detection Threshold” (in terms of ppm) or more.</p> <p>0 – Disables the “DS3/E3/STS-1 Frequency – Out of Range” Interrupt for Channel 2.</p> <p>1 – Enables the “DS3/E3/STS-1 Frequency - Out of Range” Interrupt for Channel 2.</p> |
| 1 | Out of Range – Channel 1 Interrupt Enable | R/W | <p>DS3/E3/STS-1 Frequency – Out of Range – Channel 1 – Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “DS3/E3/STS-1 Frequency – Out of Range” Interrupt</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---|-----|--|
| | | | <p>for Channel 1.</p> <p>If the user enables this interrupt, then the XRT94L33 will generate an interrupt anytime the frequency of the DS3, E3 or STS-1 signal (in the selected direction – Ingress or Egress) within Channel 1, differs from its corresponding Reference Clock signal (e.g., REFCLK45, REFCLK34 or REFCLK51) by its “Out of Range Detection Threshold” (in terms of ppm) or more.</p> <p>0 – Disables the “DS3/E3/STS-1 Frequency – Out of Range” Interrupt for Channel 1.</p> <p>1 – Enables the “DS3/E3/STS-1 Frequency - Out of Range” Interrupt for Channel 1.</p> |
| 0 | Out of Range – Channel 0 Interrupt Enable | R/W | <p>DS3/E3/STS-1 Frequency – Out of Range – Channel 0 – Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “DS3/E3/STS-1 Frequency – Out of Range” Interrupt for Channel 0.</p> <p>If the user enables this interrupt, then the XRT94L33 will generate an interrupt anytime the frequency of the DS3, E3 or STS-1 signal (in the selected direction – Ingress or Egress) within Channel 0, differs from its corresponding Reference Clock signal (e.g., REFCLK45, REFCLK34 or REFCLK51) by its “Out of Range Detection Threshold” (in terms of ppm) or more.</p> <p>0 – Disables the “DS3/E3/STS-1 Frequency – Out of Range” Interrupt for Channel 0.</p> <p>1 – Enables the “DS3/E3/STS-1 Frequency - Out of Range” Interrupt for Channel 0.</p> |

Table 47: Operation – DS3/E3/STS-1 Frequency Out of Range Interrupt Status Register – Byte 0 (Address Location=0x015F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|---|---|---|
| Unused | | | | | Out of Range – Channel 2 Interrupt Status | Out of Range – Channel 1 Interrupt Status | Out of Range – Channel 0 Interrupt Status |
| R/O | R/O | R/O | R/O | R/O | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7-3 | Unused | R/O | |
| 2 | Out of Range – Channel 2 Interrupt Status | RUR | <p>DS3/E3/STS-1 Frequency – Out of Range – Channel 2 – Interrupt Status:</p> <p>This RESET-Upon-READ bit-field indicates whether or not the XRT94L33 has declares the “DS3/E3/STS-1 Frequency – Out of Range” Interrupt for Channel 2, since the last read of this register.</p> <p>0 – Indicates that the “DS3/E3/STS-1 Frequency - Out of Range” Interrupt for Channel 2 has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “DS3/E3/STS-1 Frequency – Out of Range” Interrupt for Channel 2 has occurred since the last read of this register.</p> |
| 1 | Out of Range – Channel 1 Interrupt Status | RUR | <p>DS3/E3/STS-1 Frequency – Out of Range – Channel 1 – Interrupt Status:</p> <p>This RESET-Upon-READ bit-field indicates whether or not the XRT94L33 has declares the “DS3/E3/STS-1 Frequency – Out of Range” Interrupt for Channel 1, since the last read of this register.</p> <p>0 – Indicates that the “DS3/E3/STS-1 Frequency - Out of Range” Interrupt for Channel 1 has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “DS3/E3/STS-1 Frequency – Out of Range” Interrupt for Channel 1 has occurred since the last read of this register.</p> |
| 0 | Out of Range – Channel 0 Interrupt Status | RUR | <p>DS3/E3/STS-1 Frequency – Out of Range – Channel 0 – Interrupt Status:</p> <p>This RESET-Upon-READ bit-field indicates whether or not the XRT94L33 has declares the “DS3/E3/STS-1 Frequency – Out of Range” Interrupt for Channel 0, since the last read of this register.</p> <p>0 – Indicates that the “DS3/E3/STS-1 Frequency - Out of Range” Interrupt for Channel 0 has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “DS3/E3/STS-1 Frequency – Out of Range” Interrupt for Channel 0 has occurred since the last read of this register.</p> |

Table 48: APS Mapping Register (Address Location= 0x0180)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------|-------|-------|-------|-------------------|-------|-------|-------|
| Protection Channel | | | | Protected Channel | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|----------------------------|
| 7-4 | Protection Channel | R/W | Protection Channel: |
| 3-0 | Protected Channel | R/W | Protected Channel: |

Table 49: APS Control Register - 1:1 & 1:N Protection Map (Address Location= 0x0181)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|----------|--------|------------------------|-------------|------------------|------------------------|-----------------|
| Group Enable | APS Type | Timing | Receive Payload Bypass | Group Reset | Line Port In Use | APS Auto Switch Enable | APS Auto Switch |
| R/W | R/W | R/W | R/W | R/W | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 | Group Enable | R/W | Group Enable: This READ/WRITE bit-field permits the user to enable the APS for this group. 1 – Enables the APS for this group 2 – Disables the APS for this group |
| 6 | APS Type | R/W | APS Type: This READ/WRITE bit-field permits the user to determine the type of APS for this group. 0 – Configures the type of APS to be 1+1 1 – Configures the type of APS to be 1:N |
| 5 | Timing | R/W | Timing: This READ/WRITE bit-field permits the user to specify whether the protection or the protected channel should dominate the timing of transmit APS. 0 – Protected channel dominates the timing 1 – Protection Channel dominates the timing |
| 4 | Receive Payload Bypass | R/W | Receive Payload Bypass: This READ/WRITE bit-field permits the user to bypass the receive payload of protection channel. 0 – Receive payload is not bypassed. 1 – Receive payload is bypassed. |

| | | | |
|---|------------------------|-----|--|
| 3 | Group Reset | R/W | <p>Group Reset:</p> <p>This READ/WRITE bit-field permits the user to reset the APS control and FIFO.</p> <p>A “0” to “1” transition will cause the APS control and FIFO to be reset.</p> |
| 2 | Line Port In Use | R/O | <p>Line Port In Use:</p> <p>This READ-ONLY bit-field permits the user to check the current line port being in used for receiving OC3 data.</p> <p>0 – Port 0 (main port) is the current line port in used</p> <p>1 – Port 1 (backup port) is the current line port in used</p> |
| 1 | APS Auto Switch Enable | R/W | <p>APS Auto Switch Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the XRT94L33 to automatically switch from the “Primary” to the “Redundant” port, whenever the Receive STS-3 TOH Processor block declares an LOS (Loss of Signal) condition.</p> <p>0 – Disables the APS Auto Switch feature. In this mode, the XRT94L33 will not automatically switch from the “Primary” port to the “Redundant” port, whenever the Receive STS-3 TOH Processor block declares an LOS condition.</p> <p>1 – Enables the APS Auto Switch feature</p> |
| 0 | APS Switch | R/W | <p>APS Switch:</p> <p>This READ/WRITE bit-field permits the user to command an APS switch (from one port to the other) via software control.</p> <p>0 – Configures the Receive STS-3 TOH Processor block to use the “Primary Receive” Port.</p> <p>1 – Configures the Receive STS-3 TOH Processor block to use the “Redundant Receive” Port.</p> |

Table 50: APS Status Register (Address Location= 0x0194)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|---------------------------|-------------------------|----------------------------|--------------------------|---------------------------|--------------------------|
| Unused | | Receive APS Parity Enable | Receive APS Parity Type | Transmit APS Parity Enable | Transmit APS Parity Type | Transmit APS Parity Error | Receive APS Parity Error |
| R/O | R/O | R/W | R/W | R/W | R/W | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------|------|---|
| 7-6 | Unused | R/O | |
| 5 | Receive APS Parity Enable | R/W | Receive APS Parity Enable: This READ/WRITE bit-field permits the user to enable receive APS parity check. 0 – Disables receive APS parity check 1 – Enables receive APS parity check |
| 4 | Receive APS Parity Type | R/W | Receive APS Parity Type: This READ/WRITE bit-field permits the user to specify the type of parity used for receive APS. 0 – Even parity is used 1 – Odd parity is used |
| 3 | Transmit APS Parity Enable | R/W | Transmit APS Parity Enable: This READ/WRITE bit-field permits the user to enable transmit APS parity check 0 – Disables transmit APS parity check 1 – Enables transmit APS parity check |
| 2 | Transmit APS Parity Type | R/W | Transmit APS Parity Type: This READ/WRITE bit-field permits the user to specify the type of parity used for transmit APS. 0 – Even parity is used 1 – Odd parity is used |
| 1 | Transmit APS Parity Error | R/O | Transmit APS Parity Error: This READ-ONLY bit-field permits the user to check the parity error status in transmit APS module 0 – Indicates “NO” parity error occurs 1 – Indicates parity error occurs |
| 0 | Receive APS Parity Error | R/O | Receive APS Parity Error: This READ-ONLY bit-field permits the user to check the parity error status in receive APS module 0 – Indicates “NO” parity error occurs 1 – Indicates parity error occurs |

Table 51: APS Status Register (Address Location= 0x0196)

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Group Overflow Status [7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7-0 | Group Overflow Status | R/O | <p>Group Overflow Status:</p> <p>This READ/WRITE bit-field indicates whether or not a FIFO overflow has occurred in group n 1+1 APS protection channel.</p> <p>0 – Indicates “NO” FIFO overflow</p> <p>1 – Indicates a FIFO overflow</p> |

Table 52: APS Status Register (Address Location= 0x0197)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Group Underflow Status [7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|---|
| 7-0 | Group Underflow Status | R/O | <p>Group Underflow Status:</p> <p>This READ/WRITE bit-field indicates whether or not a FIFO underflow has occurred in group n 1+1 APS protection channel.</p> <p>0 – Indicates “NO” FIFO underflow</p> <p>1 – Indicates a FIFO underflow</p> |

Table 53: APS Interrupt Register (Address Location= 0x0198)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|--|---|
| Unused | | | | | | Transmit APS Parity Error Interrupt Status | Receive APS Parity Error Interrupt Status |
| R/O | R/O | R/O | R/O | R/O | R/O | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7-2 | Unused | R/O | |
| 1 | Transmit APS Parity Error Interrupt Status | RUR | <p>Transmit APS Parity Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the transmit APS module has declared a “Transmit APS Parity Error” Interrupt since the last read of this register.</p> <p>0 – The “Transmit APS Parity Error” Interrupt has not occurred since the last read of this register.</p> <p>1 - The “Transmit APS Parity Error” Interrupt has occurred since the last read of this register.</p> |
| 7-0 | Receive APS Parity Error Interrupt Status | RUR | <p>Receive APS Parity Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the receive APS module has declared a “Receive APS Parity Error” Interrupt since the last read of this register.</p> <p>0 – The “Receive APS Parity Error” Interrupt has not occurred since the last read of this register.</p> <p>1 - The “Receive APS Parity Error” Interrupt has occurred since the last read of this register</p> |

Table 54: APS Interrupt Register (Address Location= 0x019A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Group Overflow Interrupt Status | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------|------|---|
| 7-0 | Group Overflow Interrupt Status | RUR | <p>Group Overflow Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not group n (0-7) APS protection channel has declared a “FIFO overflow” Interrupt since the last read of this register.</p> <p>0 – The “FIFO overflow” Interrupt has not occurred since the last read of this register.</p> <p>1 - The “FIFO overflow” Interrupt has occurred since the last read of this register.</p> |

Table 55: APS Interrupt Register (Address Location= 0x019B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Group Underflow Interrupt Status | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------------|------|---|
| 7-0 | Group Underflow Interrupt Status | RUR | <p>Group Underflow Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not group n (0-7) APS protection channel has declared a “FIFO underflow” Interrupt since the last read of this register.</p> <p>0 – The “FIFO underflow” Interrupt has not occurred since the last read of this register.</p> <p>1 - The “FIFO underflow” Interrupt has occurred since the last read of this register.</p> |

Table 56: APS Interrupt Enable Register (Address Location= 0x019C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|--|---|
| Unused | | | | | | Transmit APS Parity Error Interrupt Enable | Receive APS Parity Error Interrupt Enable |
| R/O | R/O | R/O | R/O | R/O | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7-2 | Unused | R/O | |
| 1 | Transmit APS Parity Error Interrupt Enable | R/W | Transmit APS Parity Error Interrupt Enable: This READ/WRITE bit-field permits the user to enable or disable the “Transmit APS Parity Error” Interrupt in Transmit APS module 0 – Disables the “Transmit APS Parity Error” Interrupt 1 – Enables the “Transmit APS Parity Error” Interrupt |
| 7-0 | Receive APS Parity Error Interrupt Enable | R/W | Receive APS Parity Error Interrupt Enable: This READ/WRITE bit-field permits the user to enable or disable the “Receive APS Parity Error” Interrupt in Receive APS module 0 – Disables the “Receive APS Parity Error” Interrupt 1 – Enables the “Receive APS Parity Error” Interrupt |

Table 57: APS Interrupt Enable Register (Address Location= 0x019E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Group Overflow Interrupt Enable | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------|------|--|
| 7-0 | Group Overflow Interrupt Enable | R/W | Group Overflow Interrupt Enable: This READ/WRITE bit-field permits the user to enable or disable the “FIFO overflow” interrupt in group n APS protection channel. 0 – Disables “FIFO overflow” interrupt . 1 – Enables “FIFO overflow” Interrupt |

Table 58: APS Interrupt Enable Register (Address Location= 0x019F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Group Underflow Interrupt Enable | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------------|------|---|
| 7-0 | Group Underflow Interrupt Enable | R/W | <p>Group Underflow Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the “FIFO underflow” interrupt in group n APS protection channel.</p> <p>0 – Disables “FIFO underflow” interrupt .</p> <p>1 – Enables “FIFO underflow” Interrupt</p> |

1.3 LINE INTERFACE CONTROL BLOCK

1.3.1 LINE INTERFACE CONTROL REGISTER

Table 59: Line Interface Control Register – Address Map

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x02 | 0x0302 | Receive Line Interface Control Register – Byte 1 | 0x00 |
| 0x03 | 0x0303 | Receive Line Interface Control Register – Byte 0 | 0x00 |
| 0x04 – 0x06 | 0x0304 – 0x0306 | Reserved | 0x00 |
| 0x07 | 0x0307 | Receive Line Status Register | 0x00 |
| 0x08 -0x0A | 0x0308 -0x030A | Reserved | 0x00 |
| 0x0B | 0x030B | Receive Line Interrupt Register | 0x00 |
| 0x0C – 0x0E | 0x030C – 0x030E | Reserved | 0x00 |
| 0x0F | 0x030F | Receive Line Interrupt Enable Register | 0x00 |
| 0x10 – 0x82 | 0x0310 – 0x0382 | Reserved | 0x00 |
| 0x83 | 0x0383 | Transmit Line Interface Control Register | 0x00 |

1.3.2 LINE INTERFACE CONTROL REGISTER DESCRIPTION

Table 60: Receive Line Interface Control Register – Byte 1 (Address Location= 0x0302)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|------------------|-----------------|--------|-------------------------|--------|-------------------------------|--------------------------------|
| Unused | Loop-timing Mode | Split Loop Back | Unused | Remote Serial Loop Back | Unused | Analog Local Loop Back Enable | Digital Local Loop Back Enable |
| R/W | R/W | R/W | R/O | R/W | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 | Unused | R/O | |
| 6 | Loop Timing Mode | R/W | <p>Loop-Timing Mode:</p> <p>This READ/WRITE bit-field permits the user to configure the 94L33 to operate in the Loop-timing Mode. If the user implements this configuration, then the Transmit Line Interface Block will use the Recovered Clock as its timing source.</p> <p>0 – Configures the Transmit Line Interface Block to use “Local-Timing” Mode (e.g., the timing source is from the Clock Synthesizer block).</p> <p>1 – Configures the Transmit Line Interface Block to operate in the “Loop-Timing” Mode.</p> |
| 5 | Split Loop Back | R/W | <p>Split Loop-back Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the 94L33 to operate in the “Split Loop-back” Mode. If the user implements this configuration, then two types of loop-backs will exist within the chip simultaneously.</p> <p>a. A Local Loop-back</p> <p>This loop-back path will originate from the Transmit STS-3 TOH Processor block. It will be routed through a portion of the “Transceiver circuitry” (through the “Transmit Parallel-to-Serial Converter” block) and then back to the “Receive Serial-to-Parallel Converter” block, before being routed to the Receive STS-3 TOH Processor block.</p> <p>b. A Remote Loop-back</p> <p>This loop-back path will originate from the Receive STS-3/STM-1 PECL Interface input. It will be routed through the CDR (Clock & Data Recovery) block; before being routed to the Transmit STS-3/STM-1 PECL Interface output.</p> <p>0 – Configures the 94L33 to disable split loop back</p> <p>1 – Configures the 94L33 to enable split loop back</p> |
| 4 | Unused | R/W | |
| 3 | Remote Serial Loop Back | | <p>Remote Serial Loop-back Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the 94L33 to operate in the “Remote Serial Loop-back” Mode. In this mode, the incoming (Received Data) will enter the device via the Receive STS-3/STM-1 PECL Interface Input. This signal will then be processed via the CDR (Clock and Data Recovery) Block. At this point, this input signal will proceed via two paths in parallel. In one path, the signal will proceed onto the “Receive Serial-to-Parallel” Converter and then the Receive STS-3</p> |

| | | | |
|---|--------------------------------|-----|---|
| | | | <p>TOH Processor block (and so on). The other path will not proceed through the “Receive Serial-to Parallel” Converter block. Instead this signal will proceed on towards the “Transmit STS-3/STM-1 PECL Interface Output, thereby completing the loop-back path.</p> <p>0 – Configures the 94L33 to NOT operate in the Remote Serial Loop-back Mode.</p> <p>1 – Configures the 94L33 to operate in the Remote Serial Loop-back Mode.</p> |
| 2 | Unused | R/O | |
| 1 | Analog Local Loop Back Enable | R/W | <p>Analog Local Loop Back:</p> <p>This READ/WRITE bit field permits the user to configure the 94L33 to operate in the “Analog Local Loop Back” Mode. If the user implements this configuration, analog local loop back including data and clock recovery will be enabled.</p> <p>0 – Analog local loop back is disabled</p> <p>1 – Analog local loop back is enabled</p> |
| 0 | Digital Local Loop Back Enable | R/W | <p>Digital Local Loop Back:</p> <p>This READ/WRITE bit field permits the user to configure the 94L33 to operate in the “Digital Local Loop Back” Mode. If the user implements this configuration, digital local loop back NOT including data and clock recovery will be enabled.</p> <p>0 – Digital local loop back is disabled</p> <p>1 – Digital local loop back is enabled</p> |

Table 61: Receive Line Interface Control Register – Byte 0 Address Location= 0x0303)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|--|------------------------------|--------|-------|-------|-------|-------|
| Receive Line Interface Module Power Down | Redundant Receive Line Interface Module Power Down | Force Training Mode Upon LOS | Unused | | | | |
| R/W | R/W | R/W | R/O | R/O | R/O | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 | Receive Line Interface Module Power Down | R/W | <p>Receive Line Interface Module Power Down:</p> <p>This READ/WRITE bit field permits the user to power down receive line interface module</p> <p>0 – Turn on receive line interface module</p> <p>1 – Power down receive line interface module</p> |
| 6 | Redundant Receive Line Interface Module Power Down | R/W | <p>Redudant Receive Line Interface Module Power Down:</p> <p>This READ/WRITE bit field permits the user to power down redundant receive line interface module</p> <p>0 – Turn on redundant receive line interface module</p> <p>1 – Power down redundant receive line interface module</p> |
| 5 | Force Training Mode Upon LOS | R/W | <p>Force Training Mode Upon LOS:</p> <p>This READ/WRITE bit field permits the receive line interface phase lock loop to stay in training mode as long as the external LOS is asserted.</p> <p>0 – Receive Line Interface PLL will NOT stay in training mode</p> <p>1 – Receive Line Interface PLL will stay in training mode</p> |
| 4-0 | Unused | R/O | |

Table 62: Receive Line Interface Status Register (Address Location= 0x0307)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------------------|-----------------------|--------------------------------------|--|
| Unused | | | | Clock Lock Status | Loss of Signal Status | Redundant Receiver Clock Lock Status | Redundant Receiver Loss of Signal Status |
| R/W | R/O | R/O | R/O | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7-4 | Unused | R/O | |
| 3 | Clock Lock Status | RUR | <p>Clock Lock Status:</p> <p>This RESET-upon-READ bit field indicates whether or not the clock lock status is detected by transceiver</p> <p>0 – Indicates clock lock is NOT detected by transceiver</p> <p>1 – Indicates clock lock is detected by transceiver</p> |
| 2 | Loss of Signal Status | RUR | <p>Loss of Signal Status:</p> <p>This RESET-upon-READ bit field indicates whether or not the loss of signal status is detected by transceiver</p> <p>0 – Indicates loss of signal is NOT detected by transceiver</p> <p>1 – Indicates loss of signal is detected by transceiver</p> |
| 1 | Redundant Receiver Clock Lock Status | RUR | <p>Redundant Receiver Clock Lock Status:</p> <p>This RESET-upon-READ bit field indicates whether or not the clock lock status is detected by redundant receiver</p> <p>0 – Indicates clock lock is NOT detected by redundant receiver</p> <p>1 – Indicates clock lock is detected by redundant receiver</p> |
| 0 | Redundant Receiver Loss of Signal Status | RUR | <p>Redundant Receiver Loss of Signal Status:</p> <p>This RESET-upon-READ bit field indicates whether or not the loss of signal status is detected by redundant receiver</p> <p>0 – Indicates loss of signal is NOT detected by redundant receiver</p> <p>1 – Indicates loss of signal is detected by redundant receiver</p> |

Table 63: Receive Line Interface Interrupt Register (Address Location= 0x030B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|----------------------|--------------------------|---|---|
| Unused | | | | Clock Lock Interrupt | Loss of Signal Interrupt | Redundant Receiver Clock Lock Interrupt | Redundant Receiver Loss of Signal Interrupt |
| R/W | R/O | R/O | R/O | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7-4 | Unused | R/O | |
| 3 | Clock Lock Interrupt | RUR | <p>Clock Lock Interrupt:</p> <p>This RESET-upon-READ bit field indicates whether or not a clock lock interrupt has occurred. A clock lock interrupt occurs when the signal “Clock Lock Status” (address location: 0x0307) makes a “0” to “1” or “1” to “0” transition.</p> <p>0 – Indicates clock lock interrupt is NOT declared. 1 – Indicates clock lock is declared</p> |
| 2 | Loss of Signal Interrupt | RUR | <p>Loss of Signal Interrupt:</p> <p>This RESET-upon-READ bit field indicates whether or not a loss of signal interrupt has occurred. A clock lock interrupt occurs when the signal “Loss of Signal Status” (Address Location: 0x0307) makes a “0” to “1” or “1” to “0” transition.</p> <p>0 – Indicates a loss of signal interrupt is NOT declared. 1 – Indicates a loss of signal is declared</p> |
| 1 | Redundant Receiver Clock Lock Interrupt | RUR | <p>Redundant Receiver Clock Lock Interrupt:</p> <p>This RESET-upon-READ bit field indicates whether or not a clock lock interrupt has occurred in the redundant receiver block. A clock lock interrupt occurs when the signal “Clock Lock Status” (address location: 0x0307) makes a “0” to “1” or “1” to “0” transition.</p> <p>0 – Indicates clock lock interrupt is NOT declared. 1 – Indicates clock lock is declared</p> |
| 0 | Redundant Receiver Loss of Signal Interrupt | RUR | <p>Redundant Receiver Loss of Signal Interrupt:</p> <p>This RESET-upon-READ bit field indicates whether or not a loss of signal interrupt has occurred in the redundant receiver block. A clock lock interrupt occurs when the signal “Loss of Signal Status” (Address Location: 0x0307) makes a “0” to “1” or “1” to “0” transition.</p> <p>0 – Indicates a loss of signal interrupt is NOT declared. 1 – Indicates a loss of signal is declared</p> |

Table 64: Receive Line Interface Interrupt Register (Address Location= 0x030F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-----------------------------|---------------------------------|--|--|
| Unused | | | | Clock Lock Interrupt Enable | Loss of Signal Interrupt Enable | Redundant Receiver Clock Lock Interrupt Enable | Redundant Receiver Loss of Signal Interrupt Enable |
| R/W | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7-4 | Unused | R/O | |
| 3 | Clock Lock Interrupt Enable | R/W | Clock Lock Interrupt Enable: This READ/WRITE bit field disables or enables the clock lock interrupt. 0 – Disables clock lock interrupt 1 – Enables clock lock interrupt |
| 2 | Loss of Signal Interrupt | R/W | Loss of Signal Interrupt Enable: This READ/WRITE bit field disables or enables the loss of signal interrupt. 0 – Disables loss of signal interrupt 1 – Enables loss of signal interrupt |
| 1 | Redundant Receiver Clock Lock Interrupt Enable | R/W | Redundant Receiver Clock Lock Interrupt Enable: This READ/WRITE bit field disables or enables the clock lock interrupt for the redundant receiver block. 0 – Disables clock lock interrupt 1 – Enables clock lock interrupt |
| 0 | Redundant Receiver Loss of Signal Interrupt | R/W | Redundant Receiver Loss of Signal Interrupt Enable: This READ/WRITE bit field disables or enables the loss of signal interrupt for the redundant receiver block. 0 – Disables loss of signal interrupt 1 – Enables loss of signal interrupt |

Table 65: Transmit Line Interface Control Register (Address Location= 0x0383)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-----------------------|-------------------|------------------|--------|--------|------------------------|-------|
| Transmit Line Interface Module Power Down | Transmit Clock Enable | Clock Synthesizer | Redundant Enable | Unused | Unused | Reference Clock Divide | |
| R/W | R/W | R/W | R/W | R/O | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 | Transmit Line Interface Module Power Down | R/W | <p>Transmit Line Interface Module Power Down:</p> <p>This READ/WRITE bit field permits the user to enable or disable both transmitter data and clock outputs in the transmit line interface.</p> <p>0 – Disables both transmitter data and clock outputs in transmit line interface</p> <p>1 – Enables both transmitter data and clock outputs in transmit line interface</p> |
| 6 | Transmit Clock Enable | R/W | <p>Transmit Clock Enable:</p> <p>This READ/WRITE bit field permits the user to enable or disable the transmitter clock output.</p> <p>0 – Disables transmitter clock output</p> <p>1 – Enables transmitter clock output</p> |
| 5 | Clock Synthesizer | R/W | <p>Clock Synthesizer:</p> <p>This READ/WRITE bit field permits the user to determine the source of transmit SONET clock.</p> <p>0 – Uses reference clock as SONET transmit clock</p> <p>1 – Uses 19MHz generated by clock synthesizer as SONET transmit clock</p> |
| 4 | Redundant Enable | R/W | <p>Redundant Enable:</p> <p>This READ/WRITE bit field permits the user to enable or disable the redundant transmit output pads</p> <p>0 – Disables redundant transmit output</p> <p>1 – Enables redundant transmit output</p> |
| 3 | Unused | R/W | <p>Serial Loopback:</p> <p>This READ/WRITE bit field permits the user to enable or disable serial loopback.</p> <p>0 – Disables Serial loopback</p> <p>1 – Enables Serial loopback</p> |
| 2 | Unused | R/O | |
| 1-0 | Reference Clock Divide | R/W | <p>Reference Clock Divide:</p> <p>This READ/WRITE bit field permits the user to select the desired reference clock speed as follows:</p> <p>00 = 19.44 MHz</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|--|
| | | | 01 = 38.88 MHz 10 = 51.85 MHz 11 = 77.76 MHz |
|--|--|--|--|


3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

1.4 RECEIVE/TRANSMIT UTOPIA INTERFACE BLOCK

The register map for the Receive/Transmit Utopia Interface Block is presented in the Table below. Additionally, a detailed description of each of the “Receive/Transmit UTOPIA Interface” Block registers is presented below.

In order to provide some orientation for the reader, an illustration of the Functional Block Diagram for the XRT94L33, with the “Receive and Transmit UTOPIA Interface Blocks “highlighted” is presented below in Figure 6

Figure 5: Illustration of the Functional Block Diagram of the XRT94L33, with the Receive/Transmit UTOPIA Interface Blocks “High-lighted”.



1.4.1 RECEIVE/TRANSMIT UTOPIA INTERFACE BLOCK REGISTER

Table 66: Receive/Transmit UTOPIA Interface Block Register – Address Map

| RECEIVE/TRANSMIT UTOPIA INTERFACE REGISTERS | | |
|---|---|------|
| 0x0384 – 0x0502 | Reserved | 0x00 |
| 0x0503 | Receive UTOPIA Control Register – Byte 0 | 0x8F |
| 0x0504 – 0x0512 | Reserved | 0x00 |
| 0x0513 | Receive UTOPIA Port Address | 0x00 |
| 0x0514 – 0x0516 | Reserved | 0x00 |
| 0x0517 | Receive UTOPIA Port Number | 0x00 |
| 0x0518 – 0x0582 | Reserved | 0x00 |
| 0x0583 | Transmit UTOPIA Control Register – Byte 0 | 0x8F |
| 0x0584 – 0x0592 | Reserved | 0x00 |
| 0x0593 | Transmit UTOPIA Port Address | 0x00 |
| 0x0594 – 0x0596 | Reserved | 0x00 |
| 0x0597 | Transmit UTOPIA Port Number | 0x00 |
| 0x0598 – 0x1102 | Reserved | 0x00 |

1.4.2 RECEIVE UTOPIA INTERFACE BLOCK REGISTER DESCRIPTION

Table 67: Receive UTOPIA/POS-PHY Control Register – Byte 0 (Address = 0x0503)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------|--------------------------|-----------------------------|---------------------------------|-------------------------------|-------|----------------|-------|
| UTOPIA Level Select | Multi-PHY Polling Enable | Back to Back Polling Enable | Direct Status Indication Enable | UTOPIA/POS-PHY Data Bus Width | | Cell Size[1:0] | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|---|
| 7 | UTOPIA Level Select | R/W | <p>UTOPIA Level Select:</p> <p>This READ/WRITE bit-field permits the user to select either UTOPIA level 3, UTOPIA level 2, or UTOPIA level 1 standard to be used. If the user selects UTOPIA level 3 to be used, the UTOPIA interface will support cell-level handshakes compliant to the UTOPIA level 3 standard. If the user selects UTOPIA level 2 or 1, then the UTOPIA interface will support cell-level handshakes compliant to both UTOPIA level 2 and 1 standards.</p> <p>0 – Configures the Receive UTOPIA interface block to use UTOPIA Level 1 or 2 standards</p> <p>1 – Configures the Receive UTOPIA interface block to use UTOPIA Level 3 standard.</p> |
| 6 | Multi-PHY Polling Enable | R/W | <p>Multi-PHY Polling Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable Multi-PHY Polling for the Receive UTOPIA Interface block. If the user implements this feature (and configures the XRT94L33 to operate in the Multi-PHY Mode) then the RxUClav output pin will be driven (either “high” or “low”) based upon the fill-status of the Receive FIFO within the Channel that corresponds to the “Receive UTOPIA Address” that is currently being applied to the “RxUAddr[4:0]” input pins.</p> <p>If the user does not implement this feature (and then configures the XRT94L33 to operate in the Single-PHY Mode), then the “RxUClav” output pin will unconditionally reflect the “Receive FIFO fill-status” for Channel 0. No attention will be paid to the address values placed upon the “RxUAddr[4:0]” input pins.</p> <p>0 – Configures the Receive UTOPIA Interface block to operate in the Single-PHY Mode.</p> <p>1 – Configures the Receive UTOPIA Interface block to operate in the Multi-PHY Mode.</p> |
| 5 | Back-to-Back Polling Enable | R/W | <p>Back-to-Back Polling Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive UTOPIA Interface block to support “Back-to-Back Polling”.</p> <p>Ordinarily, for Multi-PHY polling, the user is required to interleave all UTOPIA Address values (that are to be placed</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | <p>on the “RxUAddr[4:0]” input pins) with the NULL Address (e.g., 0x1F). However, if the user configures the Receive UTOPIA Interface block to operate in the “UTOPIA Level 3” Mode, and if the user also enables “Back-to-Back Polling”, then he/she does not need to interleave the UTOPIA Addresses with the NULL Address. In this case, the user can simply apply a “back-to-back” stream of “relevant” UTOPIA Addresses to the “RxUAddr[4:0]” input pins, and the XRT94L33 will respond by driving the RxUClav output pins to the appropriate states (depending upon the Receive FIFO fill-status).</p> <p>0 – Disables “Back-to-Back” Polling. In this mode, the user must interleave all UTOPIA Addresses (that are to be applied to the “RxUAddr[4:0]” input pins) with the NULL Address.</p> <p>1 – Enables “Back-to-Back” Polling. In this mode, the user does not need to interleave all UTOPIA Addresses (that are to be applied to the “RxUAddr[4:0]” input pins) with the NULL Address.</p> <p>Note: In order to configure the Receive UTOPIA Interface block to operate in the “Back-to-Back Polling” Mode, the user must also do the following.</p> <p>1. Configure the Receive UTOPIA Interface to operate in the “UTOPIA Level 3” Mode. This is accomplished by setting Bit 7 (UTOPIA Level 3 Disable) within this Register to “0”.</p> <p>2. Configure the Receive UTOPIA Interface to support “Multi-PHY” Polling. This is accomplished by setting Bit 6 (Multi-PHY Polling Enable) within this register to “1”.</p> | | | | | | | | | | |
|------------------------------------|---|-----|---|------------------------------------|---|----|-----------|----|--------|----|---------|----|-----------|
| 4 | Direct Status Indication Enable | R/W | | | | | | | | | | | |
| 3 - 2 | UTOPIA/POS-PHY Data Bus Width[1:0] | R/W | <p>UTOPIA/POS-PHY Data Bus Width[1:0]:</p> <p>These READ/WRITE bit-fields permit the user to select the width of the Receive UTOPIA and POS-PHY Data Buses. The relationship between the contents of these bit-fields and the corresponding widths of the Receive UTOPIA and POS-PHY Data Bus is tabulated below.</p> <table border="1"> <thead> <tr> <th>UTOPIA/POS-PHY Data Bus Width[1:0]</th> <th>Corresponding UTOPIA/POS-PHY Data Bus Width</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Not Valid</td> </tr> <tr> <td>01</td> <td>8 bits</td> </tr> <tr> <td>10</td> <td>16 bits</td> </tr> <tr> <td>11</td> <td>Not Valid</td> </tr> </tbody> </table> | UTOPIA/POS-PHY Data Bus Width[1:0] | Corresponding UTOPIA/POS-PHY Data Bus Width | 00 | Not Valid | 01 | 8 bits | 10 | 16 bits | 11 | Not Valid |
| UTOPIA/POS-PHY Data Bus Width[1:0] | Corresponding UTOPIA/POS-PHY Data Bus Width | | | | | | | | | | | | |
| 00 | Not Valid | | | | | | | | | | | | |
| 01 | 8 bits | | | | | | | | | | | | |
| 10 | 16 bits | | | | | | | | | | | | |
| 11 | Not Valid | | | | | | | | | | | | |
| 1 - 0 | Cell Size[1:0] | | <p>Cell Size[1:0]:</p> <p>These two READ/WRITE bit-fields permit the user to specify the size of the ATM cell that will be handled by the Receive UTOPIA Interface blocks. The relationship between the contents of these bit-fields and the corresponding Cell Sizes are tabulated below.</p> <table border="1"> <thead> <tr> <th>Cell Size[1:0]</th> <th>Resulting Cell Size (Bytes)</th> </tr> </thead> <tbody> <tr> <td></td> <td></td> </tr> </tbody> </table> | Cell Size[1:0] | Resulting Cell Size (Bytes) | | | | | | | | |
| Cell Size[1:0] | Resulting Cell Size (Bytes) | | | | | | | | | | | | |
| | | | | | | | | | | | | | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | | |
|--|--|--|----|---|
| | | | 01 | 53 bytes (Only valid for UTOPIA Level 1, and if the UTOPIA Data Bus Width is set to 8 bits) |
| | | | 10 | 54 bytes (Only valid for UTOPIA Levels 1 and 2) |
| | | | 11 | 56 bytes |
| <p>Note: <i>The user must bear in mind the UTOPIA Level and the UTOPIA Data Bus width selected, when selecting the Cell Size.</i></p> | | | | |

Table 68: Receive UTOPIA Port Address Register (Address = 0x0513)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-----------------------------------|-------|-------|-------|-------|
| Unused | | | Receive UTOPIA Port Address [4:0] | | | | |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------------|------|--|
| 7 - 5 | Unused | R/O | |
| 4 - 0 | Receive UTOPIA Port Address [4:0] | R/W | <p>Receive UTOPIA Port Address[4:0]:</p> <p>These READ/WRITE register bits, along with the “Receive UTOPIA Port Number [4:0]” bits (within the “Receive UTOPIA Port Number” Register (Address = 0x0517) permit the user to assign a unique Receive UTOPIA address to each of the three STS-1 channels within the XRT94L33.</p> <p>For UTOPIA Level 2/3 applications, the user can write in any value, ranging from 0x00 through 0x1E into this register.</p> <p>The Receive UTOPIA Address Assignment Procedure:</p> <p>In order to assign a UTOPIA Address to a given Channel (or Port) within the XRT94L33, the user must do the following.</p> <ol style="list-style-type: none"> a. Write the value corresponding to a given XRT94L33 Channel into the “Receive UTOPIA Port Number” Register (Address = 0x0517). b. Write the corresponding UTOPIA Address value into this register. <p>Once this “two-step” procedure has been executed, then the XRT94L33 Channel (as specified during step “a”) will be assigned the “Receive UTOPIA Address” value (as specified during step “b”).</p> |

Table 69: Receive UTOPIA Port Number Register (Address = 0x0517)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|---------------------------------|-------|-------|-------|-------|
| Unused | | | Receive UTOPIA Port Number[4:0] | | | | |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------|------|--|
| 7 – 5 | Unused | R/O | |
| 4 - 0 | Receive UTOPIA Port Number[4:0] | R/W | <p>Receive UTOPIA Port Number[4:0]:</p> <p>These READ/WRITE register bits, along with the “Receive UTOPIA Port Address[4:0]” bits (within the “Receive UTOPIA Port Address” Register (Address = 0x0513) permit the user to assign a unique Receive UTOPIA address to each of the three STS-1 channels within the XRT94L33.</p> <p>In the XRT94L33, the following are the only valid values that can be written into these register bits, during the “Receive UTOPIA Address Assignment” process.</p> <p>0x00 – XRT94L33 Channel 0 0x01 – XRT94L33 Channel 1 0x02 – XRT94L33 Channel 2</p> <p>The Receive UTOPIA Address Assignment Procedure:</p> <p>In order to assign a UTOPIA Address to a given Channel (or Port) within the XRT94L33, the user must do the following.</p> <ol style="list-style-type: none"> a. Write the value corresponding to a given XRT94L33 Channel into this register. b. Write the corresponding UTOPIA Address value into the “Receive UTOPIA Port Address” Register (Address = 0x0513). <p>Once this “two-step” procedure has been executed, then the XRT94L33 Channel (as specified during step “a”) will be assigned the “Receive UTOPIA Address” value (as specified during step “b”).</p> |

1.4.3 TRANSMIT UTOPIA INTERFACE BLOCK REGISTER DESCRIPTION

Table 70: Transmit UTOPIA/POS-PHY Control Register – Byte 0 (Address = 0x0583)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|--------------------------|-----------------------------|---------------------------------|-------------------------------|-------|----------------|-------|
| UTOPIA Level 3 Disable | Multi-PHY Polling Enable | Back to Back Polling Enable | Direct Status Indication Enable | UTOPIA/POS-PHY Data Bus Width | | Cell Size[1:0] | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|---|
| 7 | UTOPIA Level 3 Disable | R/W | |
| 6 | Multi-PHY Polling Enable | R/W | <p>Multi-PHY Polling Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable Multi-PHY Polling for the Transmit UTOPIA Interface block. If the user implements this feature (and configures the XRT94L33 to operate in the Multi-PHY Mode) then the TxUClav output pin will be driven (either “high” or “low”) based upon the fill-status of the Transmit FIFO within the Channel that corresponds to the “Transmit UTOPIA Address” that is currently being applied to the “TxUAddr[4:0]” input pins.</p> <p>If the user does not implement this feature (and then configures the XRT94L33 to operate in the Single-PHY Mode), then the “TxUClav” output pin will unconditionally reflect the “Transmit FIFO fill-status” for Channel 0. No attention will be paid to the address values placed upon the “TxUAddr[4:0]” input pins.</p> <p>0 – Configures the Transmit UTOPIA Interface block to operate in the Single-PHY Mode.</p> <p>1 – Configures the Transmit UTOPIA Interface block to operate in the Multi-PHY Mode.</p> |
| 5 | Back-to-Back Polling Enable | R/W | <p>Back-to-Back Polling Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit UTOPIA Interface block to support “Back-to-Back Polling”.</p> <p>Ordinarily, for Multi-PHY polling, the user is required to interleave all UTOPIA Address values (that are to be placed on the “TxUAddr[4:0]” input pins) with the NULL Address (e.g., 0x1F). However, if the user configures the Transmit UTOPIA Interface block to operate in the “UTOPIA Level 3” Mode, and if the user also enables “Back-to-Back Polling”, then he/she does not need interleave the UTOPIA Addresses with the NULL Address. In this case, the user can simply apply a “back-to-back” stream of “relevant” UTOPIA Addresses to the “TxUAddr[4:0]” input pins, and the XRT94L33 will respond by driving the TxUClav output pins to the appropriate states (depending upon the Transmit FIFO fill-status).</p> <p>0 – Disables “Back-to-Back” Polling. In this mode, the user must interleave all UTOPIA Addresses (that are to be applied to the “TxUAddr[4:0]” input pins) with the NULL Address.</p> <p>1 – Enables “Back-to-Back” Polling. In this mode, the user does</p> |

| | | | <p>not need to interleave all UTOPIA Addresses (that are to be applied to the “TxUAddr[4:0]” input pins) with the NULL Address.</p> <p>Note: In order to configure the Transmit UTOPIA Interface block to operate in the “Back-to-Back Polling” Mode, the user must also do the following.</p> <ol style="list-style-type: none"> 1. Configure the Transmit UTOPIA Interface to operate in the “UTOPIA Level 3” Mode. This is accomplished by setting Bit 7 (UTOPIA Level 3 Disable) within this Register to “0”. 2. Configure the Transmit UTOPIA Interface to support “Multi-PHY” Polling. This is accomplished by setting Bit 6 (Multi-PHY Polling Enable) within this register to “1”. | | | | | | | | | | |
|------------------------------------|---|-----|--|------------------------------------|---|----|-----------|----|---|----|---|----|-----------|
| 4 | Direct Status Indication Enable | R/W | | | | | | | | | | | |
| 3 - 2 | UTOPIA/POS-PHY Data Bus Width[1:0] | R/W | <p>UTOPIA/POS-PHY Data Bus Width[1:0]:</p> <p>These READ/WRITE bit-fields permit the user to select the width of the Transmit UTOPIA and POS-PHY Data Buses. The relationship between the contents of these bit-fields and the corresponding widths of the Transmit UTOPIA and POS-PHY Data Bus is tabulated below.</p> <table border="1"> <thead> <tr> <th>UTOPIA/POS-PHY Data Bus Width[1:0]</th> <th>Corresponding UTOPIA/POS-PHY Data Bus Width</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Not Valid</td> </tr> <tr> <td>01</td> <td>8 bits</td> </tr> <tr> <td>10</td> <td>16 bits</td> </tr> <tr> <td>11</td> <td>Not Valid</td> </tr> </tbody> </table> | UTOPIA/POS-PHY Data Bus Width[1:0] | Corresponding UTOPIA/POS-PHY Data Bus Width | 00 | Not Valid | 01 | 8 bits | 10 | 16 bits | 11 | Not Valid |
| UTOPIA/POS-PHY Data Bus Width[1:0] | Corresponding UTOPIA/POS-PHY Data Bus Width | | | | | | | | | | | | |
| 00 | Not Valid | | | | | | | | | | | | |
| 01 | 8 bits | | | | | | | | | | | | |
| 10 | 16 bits | | | | | | | | | | | | |
| 11 | Not Valid | | | | | | | | | | | | |
| 1 – 0 | Cell Size[1:0] | | <p>Cell Size[1:0]:</p> <p>These two READ/WRITE bit-fields permit the user to specify the size of the ATM cell that will be handled by the Transmit UTOPIA Interface blocks. The relationship between the contents of these bit-fields and the corresponding Cell Sizes are tabulated below.</p> <table border="1"> <thead> <tr> <th>Cell Size[1:0]</th> <th>Resulting Cell Size (Bytes)</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>52 bytes</td> </tr> <tr> <td>01</td> <td>53 bytes (Only valid for UTOPIA Level 1, and if the UTOPIA Data Bus Width is set to 8 bits)</td> </tr> <tr> <td>10</td> <td>54 bytes (Only valid for UTOPIA Levels 1 and 2)</td> </tr> <tr> <td>11</td> <td>56 bytes</td> </tr> </tbody> </table> <p>Note: The user must bear in mind the UTOPIA Level and the UTOPIA Data Bus width selected, when selecting the Cell Size.</p> | Cell Size[1:0] | Resulting Cell Size (Bytes) | 00 | 52 bytes | 01 | 53 bytes (Only valid for UTOPIA Level 1, and if the UTOPIA Data Bus Width is set to 8 bits) | 10 | 54 bytes (Only valid for UTOPIA Levels 1 and 2) | 11 | 56 bytes |
| Cell Size[1:0] | Resulting Cell Size (Bytes) | | | | | | | | | | | | |
| 00 | 52 bytes | | | | | | | | | | | | |
| 01 | 53 bytes (Only valid for UTOPIA Level 1, and if the UTOPIA Data Bus Width is set to 8 bits) | | | | | | | | | | | | |
| 10 | 54 bytes (Only valid for UTOPIA Levels 1 and 2) | | | | | | | | | | | | |
| 11 | 56 bytes | | | | | | | | | | | | |

Table 71: Transmit UTOPIA Port Address Register (Address = 0x0593)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-----------------------------------|-------|-------|-------|-------|
| Unused | | | Transmit UTOPIA Port Address[4:0] | | | | |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------------|------|---|
| 7 - 5 | Unused | R/O | |
| 4 - 0 | Transmit UTOPIA Port Address[4:0] | R/W | <p>Transmit UTOPIA Port Address[4:0]:</p> <p>These READ/WRITE register bits, along with the “Transmit UTOPIA Port Number[4:0]” bits (within the “Trasmit UTOPIA Port Number” Register (Address = 0x0597) permit the user to assign a unique Transmit UTOPIA address to each of the three STS-1 channels within the XRT94L33.</p> <p>For UTOPIA Level 2/3 applications, the user can write in any value, ranging from 0x00 through 0x1E into this register.</p> <p>The Transmit UTOPIA Address Assignment Procedure:</p> <p>In order to assign a UTOPIA Address to a given Channel (or Port) within the XRT94L33, the user must do the following.</p> <ol style="list-style-type: none"> a. Write the value corresponding to a given XRT94L33 Channel into the “Transmit UTOPIA Port Number” Register (Address = 0x0597). b. Write the corresponding UTOPIA Address value into this register. <p>Once this “two-step” procedure has been executed, then the XRT94L33 Channel (as specified during step “a”) will be assigned the “Transmit UTOPIA Address” value (as specified during step “b”).</p> |

Table 72: Transmit UTOPIA Port Number Register (Address = 0x0597)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|----------------------------------|-------|-------|-------|-------|
| Unused | | | Transmit UTOPIA Port Number[4:0] | | | | |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------------|------|--|
| 7 – 5 | Unused | R/O | |
| 4 - 0 | Transmit UTOPIA Port Number[4:0] | R/W | <p>Transmit UTOPIA Port Number[4:0]:</p> <p>These READ/WRITE register bits, along with the “Transmit UTOPIA Port Address[4:0]” bits (within the “Transmit UTOPIA Port Address” Register (Address = 0x0593) permit the user to assign a unique Transmit UTOPIA address to each of the three STS-1 channels within the XRT94L33.</p> <p>In the XRT94L33, the following are the only valid values that can be written into these register bits, during the “Transmit UTOPIA Address Assignment” process.</p> <p>0x00 – XRT94L33 Channel 0 0x01 – XRT94L33 Channel 1 0x02 – XRT94L33 Channel 2</p> <p>The Transmit UTOPIA Address Assignment Procedure:</p> <p>In order to assign a UTOPIA Address to a given Channel (or Port) within the XRT94L33, the user must do the following.</p> <ol style="list-style-type: none"> a. Write the value corresponding to a given XRT94L33 Channel into this register. b. Write the corresponding UTOPIA Address value into the “Transmit UTOPIA Port Address” Register (Address = 0x0593). <p>Once this “two-step” procedure has been executed, then the XRT94L33 Channel (as specified during step “a”) will be assigned the “Transmit UTOPIA Address” value (as specified during step “b”).</p> |

1.5 RECEIVE STS-3 TOH PROCESSOR BLOCK

The register map for the Receive STS-3 TOH Processor Block is presented in the Table below. Additionally, a detailed description of each of the “Receive STS-3 TOH Processor” Block registers is presented below.

In order to provide some orientation for the reader, an illustration of the Functional Block Diagram for the XRT94L33, with the “Receive STS-3 TOH Processor Block “highlighted” is presented below in Figure 6

Figure 6: Illustration of the Functional Block Diagram of the XRT94L33, with the Receive STS-3 TOH Processor Block “High-lighted”.



1.5.1 RECEIVE STS-3 TOH PROCESSOR BLOCK REGISTER

Table 73: Receive STS-3 TOH Processor Block Control Register – Address Map

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x00 – 0x02 | 0x1000 – 0x1102 | Reserved | |
| 0x03 | 0x1103 | Receive STS-3 Transport Control Register – Byte 0 | 0x00 |
| 0x04 – 0x05 | 0x1104 – 0x1105 | Reserved | 0x00 |
| 0x06 | 0x1106 | Receive STS-3 Transport Status Register – Byte 1 | 0x00 |
| 0x07 | 0x1107 | Receive STS-3 Transport Status Register – Byte 0 | 0x02 |
| 0x08 | 0x1108 | Reserved | 0x00 |
| 0x09 | 0x1109 | Receive STS-3 Transport Interrupt Status Register – Byte 2 | 0x00 |
| 0x0A | 0x110A | Receive STS-3 Transport Interrupt Status Register – Byte 1 | 0x00 |
| 0x0B | 0x110B | Receive STS-3 Transport Interrupt Status Register – Byte 0 | 0x00 |
| 0x0C | 0x110C | Reserved | 0x00 |
| 0x0D | 0x110D | Receive STS-3 Transport Interrupt Enable Register – Byte 2 | 0x00 |
| 0x0E | 0x110E | Receive STS-3 Transport Interrupt Enable Register – Byte 1 | 0x00 |
| 0x0F | 0x110F | Receive STS-3 Transport Interrupt Enable Register – Byte 0 | 0x00 |
| 0x10 | 0x1110 | Receive STS-3 Transport B1 Error Count – Byte 3 | 0x00 |
| 0x11 | 0x1111 | Receive STS-3 Transport B1 Error Count – Byte 2 | 0x00 |
| 0x12 | 0x1112 | Receive STS-3 Transport B1 Error Count – Byte 1 | 0x00 |
| 0x13 | 0x1113 | Receive STS-3 Transport B1 Error Count – Byte 0 | 0x00 |
| 0x14 | 0x1114 | Receive STS-3 Transport B2 Error Count – Byte 3 | 0x00 |
| 0x15 | 0x1115 | Receive STS-3 Transport B2 Error Count – Byte 2 | 0x00 |
| 0x16 | 0x1116 | Receive STS-3 Transport B2 Error Count – Byte 1 | 0x00 |
| 0x17 | 0x1117 | Receive STS-3 Transport B2 Error Count – Byte 0 | 0x00 |
| 0x18 | 0x1118 | Receive STS-3 Transport REI-L Error Count – Byte 3 | 0x00 |
| 0x19 | 0x1119 | Receive STS-3 Transport REI-L Error Count – Byte 2 | 0x00 |
| 0x1A | 0x111A | Receive STS-3 Transport REI-L Error Count – Byte 1 | 0x00 |
| 0x1B | 0x111B | Receive STS-3 Transport REI-L Error Count – Byte 0 | 0x00 |
| 0x1C | 0x111C | Reserved | 0x00 |
| 0x1D – 0x1E | 0x111D - 0x111E | Reserved | 0x00 |
| 0x1F | 0x111F | Receive STS-3 Transport K1 Byte Value | 0x00 |

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x20 – 0x22 | 0x1120 – 0x1122 | Reserved | 0x00 |
| 0x23 | 0x1123 | Receive STS-3 Transport K2 Byte Value | 0x00 |
| 0x24 – 0x26 | 0x1124 – 0x1126 | Reserved | 0x00 |
| 0x27 | 0x1127 | Receive STS-3 Transport S1 Byte Value | 0x00 |
| 0x28 – 0x2A | 0x1128 – 0x112A | Reserved | 0x00 |
| 0x2B | 0x112B | Receive STS-3 Transport – In-Sync Threshold Value | 0x00 |
| 0x2C, 0x2D | 0x112C, 0x112D | Reserved | 0x00 |
| 0x2E | 0x112E | Receive STS-3 Transport – LOS Threshold Value – MSB | 0xFF |
| 0x2F | 0x112F | Receive STS-3 Transport – LOS Threshold Value – LSB | 0xFF |
| 0x30 | 0x1130 | Reserved | 0x00 |
| 0x31 | 0x1131 | Receive STS-3 Transport – SF Set Monitor Interval – Byte 2 | 0x00 |
| 0x32 | 0x1132 | Receive STS-3 Transport – SF Set Monitor Interval – Byte 1 | 0x00 |
| 0x33 | 0x1133 | Receive STS-3 Transport – SF Set Monitor Interval – Byte 0 | 0x00 |
| 0x34, 0x35 | 0x1134 – 0x1135 | Reserved | 0x00 |
| 0x36 | 0x1136 | Receive STS-3 Transport – SF Set Threshold – Byte 1 | 0x00 |
| 0x37 | 0x1137 | Receive STS-3 Transport – SF Set Threshold – Byte 0 | 0x00 |
| 0x38, 0x39 | 0x1138, 0x1139 | Reserved | 0x00 |
| 0x3A | 0x113A | Receive STS-3 Transport – SF Clear Threshold – Byte 1 | 0x00 |
| 0x3B | 0x113B | Receive STS-3 Transport – SF Clear Threshold – Byte 0 | 0x00 |
| 0x3C | 0x113C | Reserved | 0x00 |
| 0x3D | 0x113D | Receive STS-3 Transport – SD Set Monitor Interval – Byte 2 | 0x00 |
| 0x3E | 0x113E | Receive STS-3 Transport – SD Set Monitor Interval – Byte 1 | 0x00 |
| 0x3F | 0x113F | Receive STS-3 Transport – SD Set Monitor Interval – Byte 0 | 0x00 |
| 0x40, 0x41 | 0x1140, 0x1141 | Reserved | 0x00 |
| 0x42 | 0x1142 | Receive STS-3 Transport – SD Set Threshold – Byte 1 | 0x00 |
| 0x43 | 0x1143 | Receive STS-3 Transport – SD Set Threshold – Byte 0 | 0x00 |
| 0x44, 0x45 | 0x1144, 0x1145 | Reserved | 0x00 |
| 0x46 | 0x1146 | Receive STS-3 Transport – SD Clear Threshold – Byte 1 | 0x00 |
| 0x47 | 0x1147 | Receive STS-3 Transport – SD Clear Threshold – Byte 0 | 0x00 |
| 0x48 – 0x4A | 0x1148 – 0x114A | Reserved | 0x00 |
| 0x4B | 0x114B | Receive STS-3 Transport – Force SEF Condition | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x4C, 0x4E | 0x114C, 0x114E | Reserved | 0x00 |
| 0x4F | 0x114F | Receive STS-3 Transport – Receive J0 Trace Buffer Control | 0x00 |
| 0x50, 0x51 | 0x1150, 0x1151 | Reserved | 0x00 |
| 0x52 | 0x1152 | Receive STS-3 Transport – SD Burst Error Count Tolerance – Byte 1 | 0x00 |
| 0x53 | 0x1153 | Receive STS-3 Transport – SD Burst Error Count Tolerance – Byte 0 | 0x00 |
| 0x54, 0x55 | 0x1154, 0x1155 | Reserved | 0x00 |
| 0x56 | 0x1156 | Receive STS-3 Transport – SF Burst Error Count Tolerance – Byte 1 | 0x00 |
| 0x57 | 0x1157 | Receive STS-3 Transport – SF Burst Error Count Tolerance – Byte 0 | 0x00 |
| 0x58 | 0x1158 | Reserved | 0x00 |
| 0x59 | 0x1159 | Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 2 | 0xFF |
| 0x5A | 0x115A | Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 1 | 0xFF |
| 0x5B | 0x115B | Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 0 | 0xFF |
| 0x5C | 0x115C | Reserved | 0x00 |
| 0x5D | 0x115D | Receive STS-3 Transport – Receive SF Clear Monitor Interval – Byte 2 | 0xFF |
| 0x5E | 0x115E | Receive STS-3 Transport – Receive SF Clear Monitor Interval – Byte 1 | 0xFF |
| 0x5F | 0x115F | Receive STS-3 Transport – Receive SF Clear Monitor – Byte 0 | 0xFF |
| 0x60 – 0x62 | 0x1160 – 0x1162 | Reserved | 0x00 |
| 0x63 | 0x1163 | Receive STS-3 Transport – Auto AIS Control Register | 0x00 |
| 0x64 – 0x66 | 0x1164 – 0x1166 | Reserved | 0x00 |
| 0x67 | 0x1167 | Receive STS-3 Transport – Serial Port Control Register | 0x00 |
| 0x68 – 0x6A | 0x1168 – 0x116A | Reserved | 0x00 |
| 0x6B | 0x116B | Receive STS-3 Transport – Auto AIS (in Downstream STS-1s) Control Register | 0x000 |
| 0x6C – 0x79 | 0x116C – 0x1179 | Reserved | |
| 0x7A | 0x117A | Receive STS-3 Transport – TOH Capture Indirect Address | 0x00 |
| 0x7B | 0x117B | Receive STS-3 Transport – TOH Capture Indirect Address | 0x00 |
| 0x7C | 0x117C | Receive STS-3 Transport – TOH Capture Indirect Data | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|---|----------------|
| 0x7D | 0x117D | Receive STS-3 Transport – TOH Capture Indirect Data | 0x00 |
| 0x7E | 0x117E | Receive STS-3 Transport – TOH Capture Indirect Data | 0x00 |
| 0x7F | 0x117F | Receive STS-3 Transport – TOH Capture Indirect Data | 0x00 |
| 0x80 – 0xFF | 0x1180 – 0x11FF | Reserved | 0x00 |

1.5.2 RECEIVE STS-3 TOH PROCESSOR BLOCK REGISTER DESCRIPTION

Table 74: Receive STS-3 Transport Control Register – Byte 0 (Address Location= 0x1103)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------|------------------|------------------|--------------------|------------|------------------|---------------|---------------|
| STS-N OH Extract | SF Detect Enable | SD Detect Enable | Descramble Disable | SDH/SONET* | REI-L Error Type | B2 Error Type | B1 Error Type |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|---|
| 7 | STS-N OH Extract | R/W | <p>STS-N Overhead Extract (Revision C Silicon Only):</p> <p>This READ/WRITE bit-field permits the user to configure the RxTOH output port to output the TOH for all lower-tributary STS-1s within the incoming STS-3 signal.</p> <p>0 – Disables this feature. In this mode, the RxTOH output port will only output the TOH for the first STS-1 within the incoming STS-3 signal.</p> <p>1 – Enables this feature.</p> |
| 6 | SF Detect Enable | R/W | <p>Signal Failure (SF) Detect Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable SF Detection by the Receive STS-3 TOH Processor Block.</p> <p>0 – SF Detection is disabled.</p> <p>1 – SF Detection is enabled:</p> |
| 5 | SD Detect Enable | R/W | <p>Signal Degrade (SD) Detect Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable SD Detection by the Receive STS-3 TOH Processor Block.</p> <p>0 – SD Detection is disabled.</p> <p>1 – SD Detection is enabled.</p> |
| 4 | Descramble Disable | R/W | <p>De-Scramble Disable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable de-scrambling by the Receive STS-3 TOH Processor block.</p> <p>0 – De-Scrambling is enabled.</p> <p>1 – De-Scrambling is disabled.</p> |
| 3 | SDH/SONET* | R/W | <p>SDH/SONET Select:</p> <p>This READ/WRITE bit-field permits the user to configure the Receiver to operate in either the SONET or SDH Mode.</p> <p>0 – Configures the Receiver to operate in the SONET Mode.</p> <p>1 – Configures the Receiver to operate in the SDH Mode.</p> |
| 2 | REI-L Error Type | R/W | <p>REI-L (Line – Remote Error Indicator) Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Receive Transport REI-L Error Count” register is incremented.</p> <p>0 – Configures the Receive STS-3 TOH Processor block to count REI-L Bit Errors.</p> <p>In this case the “Receive Transport REI-L Error Count” register will be</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---------------|-----|--|
| | | | <p>incremented by the value of the lower nibble within the M0/M1 byte.</p> <p>1 – Configures the Receive STS-3 TOH Processor block to count REI-L Frame Errors.</p> <p>In this case the “Receive Transport REI-L Error Count” register will be incremented each time the STS-3 Receiver receives a “non-zero” M0/M1 byte.</p> |
| 1 | B2 Error Type | R/W | <p>B2 Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Receive Transport B2 Error Count” register is incremented.</p> <p>0 – Configures the Receive STS-3 TOH Processor block to count B2 bit errors.</p> <p>In this case, the “Receive Transport B2 Error Count” register will be incremented by the number of bits, within the B2 value, that is in error.</p> <p>1 – Configures the Receive STS-3 TOH Processor block to count B2 frame errors.</p> <p>In this case, the “Receive Transport B2 Error Count” register will be incremented by the number of erred STS-3 frames.</p> |
| 0 | B1 Error Type | R/W | <p>B1 Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Receive Transport B1 Error Count” register is incremented.</p> <p>0 – Configures the Receive STS-3 TOH Processor block to count B1 bit errors.</p> <p>In this case, the “Receive Transport B1 Error Count” register will be incremented by the number of bits, within the B1 value, that is in error.</p> <p>1 – Configures the Receive STS-3 TOH Processor block to count B2 bit errors.</p> <p>In this case, the “Receive Transport B1 Error Count” register will be incremented by the number of erred STS-3 frames.</p> |

Table 75: Receive STS-3 Transport Status Register – Byte 1 (Address Location= 0x1106)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------------------------------------|-------------------------------------|-----------------------|
| Unused | | | | | J0 Message Mismatch Defect Declared | J0 Message Unstable Defect Declared | AIS_L Defect Declared |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------------|------|---|
| 7 – 3 | Unused | R/O | |
| 2 | J0 Message Mismatch Defect Declared | R/O | <p>J0 – Section Trace Mismatch Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3 TOH Processor block is currently declaring the Section Trace Mismatch condition. The Receive STS-3 TOH Processor block will declare a J0 (Section Trace) Mismatch condition, whenever it accepts a J0 Message that differs from the “Expected J0 Message”.</p> <p>0 – Section Trace Mismatch Condition is NOT declared. 1 – Section Trace Mismatch Condition is currently declared.</p> |
| 1 | J0 Message Unstable Defect Declared | R/O | <p>J0 – Section Trace Unstable Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3 TOH Processor block is currently declaring the Section Trace Instability condition. The Receive STS-3 TOH Processor block will declare a J0 (Section Trace) Unstable condition, whenever the “J0 Unstable” counter reaches the value 8. The “J0 Unstable” counter will be incremented for each time that it receives a J0 message that differs from the “Expected J0 Message”. The “J0 Unstable” counter is cleared to “0” whenever the Receive STS-3 TOH Processor block has received a given J0 Message 3 (or 5) consecutive times.</p> <p>Note: Receiving a given J0 Message 3 (or 5) consecutive times also sets this bit-field to “0”.</p> <p>0 – Section Trace Instability condition is NOT declared. 1 – Section Trace Instability condition is currently declared.</p> |
| 0 | AIS_L Defect Declared | R/O | <p>AIS-L (Line AIS) State:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3 TOH Processor block is currently detecting an AIS-L (Line AIS) pattern in the incoming STS-3 data stream. AIS-L is declared if bits 6, 7 and 8 (e.g., the Least Significant Bits, within the K2 byte) value the value “1, 1, 1” for five consecutive STS-1 frames.</p> <p>0 – AIS-L is NOT currently declared. 1 – AIS-L is currently being declared.</p> |

Table 76: Receive STS-3 Transport Status Register – Byte 0 (Address Location= 0x1107)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|----------------------------------|----------------------------|--------------------|--------------------|---------------------|---------------------|---------------------|
| RDI-L Defect Declared | S1 Byte Unstable Defect Declared | (K1, K2) APS Byte Unstable | SF Defect Declared | SD Defect Declared | LOF Defect Declared | SEF Defect Declared | LOS Defect Declared |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------------|------|--|
| 7 | RDI-L Defect Declared | R/O | <p>RDI-L (Line Remote Defect Indicator) Defect Declared:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3 TOH Processor block is currently declaring a Line-Remote Defect Indicator (RDI-L), in the incoming STS-3 signal. RDI-L is declared when bits 6, 7 and 8 (e.g., the three least significant bits) of the K2 byte contains the “1, 1, 0” pattern in 5 consecutive STS-3 frames.</p> <p>0 – RDI-L is NOT being declared. 1 – RDI-L is currently being declared.</p> |
| 6 | S1 Byte Unstable Defect Declared | R/O | <p>S1 Byte Unstable Defect Declared Condition:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3 TOH Processor block is currently declaring the “S1 Byte Instability” condition. The Receive STS-3 TOH Processor block will declare an “S1 Byte Instability” condition whenever the “S1 Byte Unstable Counter” reaches the value 32. The “S1 Byte Unstable Counter” is incremented for each time that the Receive STS-3 TOH Processor block receives an S1 byte that differs from the previously received S1 byte. The “S1 Byte Unstable Counter” is cleared to “0” when the same S1 byte is received for 8 consecutive STS-3 frames.</p> <p>Note: Receiving a given S1 byte, in 8 consecutive STS-3 frames also sets this bit-field to “0”.</p> <p>0 – S1 Instability Condition is NOT declared. 1 – S1 Instability Condition is currently declared.</p> |
| 5 | (K1, K2) APS Byte Unstable | R/O | <p>APS (K1, K2 Byte) Unstable Condition:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3 TOH Processor block is currently declaring the “K1, K2 Byte Unstable” condition. The Receive STS-3 TOH Processor block will declare a “K1, K2 Byte Unstable” condition whenever the Receive STS-3 TOH Processor block fails to receive the same set of K1, K2 bytes, in 12 consecutive STS-3 frames. The “K1, K2 Byte Unstable” condition is cleared whenever the Receive STS-3 TOH Processor block receives a given set of K1, K2 byte values in three consecutive STS-3 frames.</p> <p>0 – K1, K2 Unstable Condition is NOT currently declared. 1 – K1, K2 Unstable Condition is currently declared.</p> |
| 4 | SF Defect Declared | R/O | <p>SF (Signal Failure) Defect Declared:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3 TOH Processor block is currently declaring the SF defect. The SF defect is declared when the number of B2 errors observed over a given time interval exceeds a certain threshold.</p> <p>0 – SF Defect is NOT being declared.</p> <p>This bit is set to “0” when the number of B2 errors (accumulated over a given</p> |

| | | | |
|---|---------------------|-----|--|
| | | | <p>interval of time) does not exceed the “SF Declaration” threshold.</p> <p>1 – SF Defect is being declared.</p> <p>This bit is set to “1” when the number of B2 errors (accumulated over a given interval of time) does exceed the “SF Declaration” threshold.</p> |
| 3 | SD Defect Declared | R/O | <p>SD (Signal Degrade) Defect Declared:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3 TOH Processor block is currently declaring the SD defect. The SD defect is declared when the number of B2 errors observed over a given time interval exceeds a certain threshold.</p> <p>0 – SD Defect is NOT being declared.</p> <p>This bit is set to “0” when the number of B2 errors (accumulated over a given interval of time) does not exceed the “SD Declaration” threshold.</p> <p>1 – SD Defect is being declared.</p> <p>This bit is set to “1” when the number of B2 errors (accumulated over a given interval of time) does exceed the “SD Declaration” threshold.</p> |
| 2 | LOF Defect Declared | R/O | <p>LOF (Loss of Frame) Defect Declared:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3 TOH Processor block is currently declaring an LOF defect condition. The Receive STS-3 TOH Processor block will declare an LOF defect condition, if continues to declare the SEF (Severely Errored Frame) condition for 3ms (or 24 SONET frame periods).</p> <p>0 – LOF is NOT being declared.</p> <p>1 – LOF is currently being declared.</p> |
| 1 | SEF Defect Declared | R/O | <p>SEF (Severely Errored Frame) Defect Declared:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3 TOH Processor block is currently declaring an SEF condition. The SEF condition is declared, if the “SEF Declaration Criteria”; per the settings of the FRPATOUT[1:0] bits, within the Receive STS-3 Transport – In-Sync Threshold Value Register (Address Location= 0x112B).</p> <p>0 – SEF condition is NOT being declared.</p> <p>1 – SEF condition is currently being declared.</p> |
| 0 | LOS Defect Declared | R/O | <p>LOS (Loss of Signal) Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3 TOH Processor block is currently declaring an LOS (Loss of Signal) defect condition. The Receive STS-3 TOH Processor block will declare an LOS defect condition if it detects “LOS_THRESHOLD[15:0]” consecutive “All Zero” bytes in the incoming STS-3 data stream.</p> <p>Note: The user can set the “LOS_THRESHOLD[15:0]” value by writing the appropriate data into the “Receive STS-3 Transport – LOS Threshold Value” Register (Address Location= 0x112E and 0x112F).</p> <p>0 – Indicates that the Receive STS-3 TOH Processor block is NOT currently declaring an LOS defect condition.</p> <p>1 – Indicates that the Receive STS-3 TOH Processor block is currently declaring an LOS defect condition.</p> |

Table 77: Receive STS-3 Transport Interrupt Status Register – Byte 2 (Address Location= 0x1109)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|--|--|
| Unused | | | | | | Change of AIS-L Condition Interrupt Status | Change of RDI-L Condition Interrupt Status |
| R/O | R/O | R/O | R/O | R/O | R/O | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 - 2 | Unused | R/O | |
| 1 | Change of AIS-L Condition Interrupt Status | RUR | <p>Change of AIS-L (Line AIS) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of AIS-L Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of AIS-L Condition” interrupt has not occurred since the last read of this register.</p> <p>1 – The “Change of AIS-L Condition” interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the current state of AIS-L by reading the contents of Bit 0 (AIS-L Defect Declared) within the “Receive STS-3 Transport Status Register – Byte 1” (Address Location= 0x1106).</p> |
| 0 | Change of RDI-L Condition Interrupt Status | RUR | <p>Change of RDI-L (Line - Remote Defect Indicator) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of RDI-L Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of RDI-L Condition” interrupt has not occurred since the last read of this register.</p> <p>1 – The “Change of RDI-L Condition” interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the current state of RDI-L by reading out the state of Bit 7 (RDI-L Declared) within the “Receive STS-3 Transport Status Register – Byte 0” (Address Location = 0x1107).</p> |

I

Table 78: Receive STS-3 Transport Interrupt Status Register – Byte 1 (Address Location= 0x110A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|--|--|---------------------------------|--|---------------------------------------|--|--------------------------------|
| New S1 Byte Interrupt Status | Change in S1 Unstable State Interrupt Status | Change in J0 Message Unstable State Interrupt Status | New J0 Message Interrupt Status | Change in J0 Mismatch Condition Interrupt Status | Receive TOH CAP DONE Interrupt Status | Change in (K1, K2) APS Bytes Unstable State Interrupt Status | NEW K1K2 Byte Interrupt Status |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 | New S1 Byte Value Interrupt Status | RUR | <p>New S1 Byte Value Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “New S1 Byte Value” Interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “New S1 Byte Value” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “New S1 Byte Value” interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the value for this most recently accepted value of the S1 byte by reading the “Receive STS-3 Transport S1 Value” register (Address Location= 0x1127).</p> |
| 6 | Change in S1 Byte Unstable State Interrupt Status | RUR | <p>Change in S1 Byte Unstable State – Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in S1 Byte Unstable State” Interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change in S1 Byte Unstable State” Interrupt has occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in S1 Byte Unstable State” Interrupt has not occurred since the last read of this register.</p> <p>Note: The user can obtain the current “S1 Unstable” state by reading the contents of Bit 6 (S1 Unstable) within the “Receive STS-3 Transport Status Register – Byte 0” (Address Location= 0x1107).</p> |
| 5 | Change in J0 Message Unstable State Interrupt Status | RUR | <p>Change of J0 (Section Trace) Message Unstable condition – Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of J0 (Section Trace) Message Instability” condition interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change of J0 (Section Trace) Message Instability” condition interrupt has not occurred since the last read of this register.</p> <p>1 – Indicates that the “Change of J0 (Section Trace) Message Instability” condition interrupt has occurred since the last read of this register.</p> |
| 4 | New J0 Message Interrupt Status | RUR | <p>New J0 Trace Message Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “New J0 Trace Message” interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “New J0 Trace Message Interrupt” has not occurred since the last read of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--|-----|--|
| | | | <p>1 – Indicates that the “New J0 Trace Message Interrupt” has occurred since the last read of this register.</p> <p>Note: The user can read out the contents of the “Receive J0 Trace Buffer”, which is located at Address location 0x1300 through 0x133F.</p> |
| 3 | Change in J0 Mismatch Condition Interrupt Status | RUR | <p>Change in J0 – Section Trace Mismatch Condition” Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in J0 – Section Trace Mismatch Condition” interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change in J0 – Section Trace Mismatch Condition” interrupt has not occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in J0 – Section Trace Mismatch Condition” interrupt has occurred since the last read of this register.</p> <p>Note: The user can determine whether the “J0 – Section Trace Mismatch” condition is “cleared” or “declared” by reading the state of Bit 2 (J0_MIS) within the “Receive STS-3 Transport Status Register – Byte 1 (Address Location= 0x1106).</p> |
| 2 | Receive TOH CAP DONE Interrupt Status | RUR | <p>Receive TOH Capture DONE – Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether the “Receive TOH Data Capture” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3 TOH Processor block will generate an interrupt anytime it has captured the last TOH byte into the Capture Buffer.</p> <p>Note: Once the TOH (of a given STS-3 frame) has been captured and loaded into the “Receive TOH Capture” buffer, it will remain there for one SONET frame period.</p> <p>0 – Indicates that the “Receive TOH Data Capture” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Receive TOH Data Capture” Interrupt has occurred since the last read of this register.</p> |
| 1 | Change in APS (K1, K2 Byte) Unstable Status Interrupt Status | RUR | <p>Change of APS (K1, K2 Byte) Unstable Condition – Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of APS (K1, K2 Byte) Instability Condition” interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change of APS (K1, K2 Byte) Instability Condition” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change of APS (K1, K2 Byte) Instability Condition” interrupt has occurred since the last read of this register.</p> <p>Note: The user can determine whether the “K1, K2 Unstable Condition” is being declared or cleared by reading out the contents of Bit 5 (APS Unstable), within the “Receive STS-3 Transport Status Register – Byte 0” (Address Location = 0x1107).</p> |
| 0 | NEW K1K2 Byte Interrupt Status | RUR | <p>New K1, K2 Byte Value Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “New K1, K2 Byte Value” Interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “New K1, K2 Byte Value” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “New K1, K2 Byte Value” Interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the contents of the new K1 byte by reading out</p> |

| | | | |
|--|--|--|--|
| | | | <p><i>the contents of the “Receive STS-3 Transport K1 Value” Register (Address Location= 0x111F). Further, the user can also obtain the contents of the new K2 byte by reading out the contents of the “Receive STS-3 Transport K2 Value” Register (Address Location= 0x1123).</i></p> |
|--|--|--|--|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 79: Receive STS-3 Transport Interrupt Status Register – Byte 0 (Address Location= 0x110B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|---|---|--|--|--|--|--|
| Change in SF Condition Interrupt Status | Change in SD Condition Interrupt Status | Detection of REI-L Error Interrupt Status | Detection of B2 Error Interrupt Status | Detection of B1 Error Interrupt Status | Change of LOF Condition Interrupt Status | Change of SEF Condition Interrupt Status | Change of LOS Condition Interrupt Status |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 | Change in SF Condition Interrupt Status | RUR | <p>Change of Signal Failure (SF) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of SF Condition Interrupt” has occurred since the last read of this register.</p> <p>0 - The “Change of SF Condition Interrupt” has NOT occurred since the last read of this register.</p> <p>1 – The “Change of SF Condition Interrupt” has occurred since the last read of this register.</p> <p>Note: The user can determine the current “SF” condition by reading out the state of Bit 4 (SF Declared) within the “Receive STS-3 Transport Status Register – Byte 0 (Address Location= 0x1107).”</p> |
| 6 | Change of SD Condition Interrupt Status | RUR | <p>Change of Signal Degrade (SD) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of SD Condition Interrupt” has occurred since the last read of this register.</p> <p>0 - The “Change of SD Condition Interrupt” has NOT occurred since the last read of this register.</p> <p>1 – The “Change of SD Condition Interrupt” has occurred since the last read of this register.</p> <p>Note: The user can determine the current “SD” condition by reading out the state of Bit 3 (SD Declared) within the “Receive STS-3 Transport Status Register – Byte 0 (Address Location= 0x1107).”</p> |
| 5 | Detection of REI-L Interrupt Status | RUR | <p>Detection of Line – Remote Error Indicator Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Declaration of Line – Remote Error Indicator” Interrupt has occurred since the last read of this register.</p> <p>0 - The “Declaration of Line – Remote Error Indicator” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Declaration of Line – Remote Error Indicator” Interrupt has occurred since the last read of this register.</p> |
| 4 | Detection of B2 Error Interrupt Status | RUR | <p>Detection of B2 Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of B2 Error Interrupt” has occurred since the last read of this register.</p> <p>0 - The “Detection of B2 Error Interrupt” has NOT occurred since the last read of this register.</p> <p>1 – The “Detection of B2 Error Interrupt” has occurred since the last read of this register.</p> |

| | | | |
|---|--|-----|--|
| 3 | Detection of B1 Error Interrupt Status | RUR | <p>Detection of B1 Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of B1 Error Interrupt” has occurred since the last read of this register.</p> <p>0 - The “Detection of B1 Error Interrupt” has NOT occurred since the last read of this register.</p> <p>1 – The “Detection of B1 Error Interrupt” has occurred since the last read of this register</p> |
| 2 | Change of LOF Interrupt Status | RUR | <p>Change of Loss of Frame (LOF) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of LOF Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of LOF Condition” interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Change of LOF Condition” interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current “LOF” condition by reading out the state of Bit 2 (LOF Defect Declared) within the “Receive STS-3 Transport Status Register – Byte 0 (Address Location= 0x1107).</i></p> |
| 1 | Change of SEF Condition Interrupt Status | RUR | <p>Change of SEF Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of SEF” Condition Interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of SEF Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Change of SEF Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current “SEF” condition by reading out the state of Bit 1 (SEF Defect Declared) within the “Receive STS-3 Transport Status Register – Byte 0 (Address Location= 0x1107).</i></p> |
| 0 | Change of LOS Condition Interrupt Status | RUR | <p>Change of Loss of Signal (LOS) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of LOS Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of LOS Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Change of LOS Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current “LOS” status by reading out the contents of Bit 0 (LOS Defect Declared) within the Receive STS-3 Transport Status Register – Byte 0 (Address Location= 0x1107).</i></p> |

Table 80: Receive STS-3 Transport Interrupt Enable Register – Byte 2 (Address Location= 0x110D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|--|--|
| Unused | | | | | | Change of AIS-L Condition Interrupt Enable | Change of RDI-L Condition Interrupt Enable |
| R/O | R/O | R/O | R/O | R/O | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 2 | Unused | R/O | |
| 1 | Change of AIS-L Condition Interrupt Enable | R/W | <p>Change of AIS-L (Line AIS) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of AIS-L Condition” interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-3 TOH Processor block declares the “AIS-L” condition. • When the Receive STS-3 TOH Processor block clears the “AIS-L” condition. <p>0 – Disables the “Change of AIS-L Condition” Interrupt. 1 – Enables the “Change of AIS-L Condition” Interrupt.</p> <p>Note: The user can determine the current “AIS-L” condition by reading out the state of Bit 0 (AIS-L) within the “Receive STS-3 Transport Status Register – Byte 1” (Address Location= 0x1106).</p> |
| 0 | Change of RDI-L Condition Interrupt Enable | R/W | <p>Change of RDI-L (Line Remote Defect Indicator) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of RDI-L Condition” interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-3 TOH Processor block declares the “RDI-L” condition. • When the Receive STS-3 TOH Processor block clears the “RDI-L” condition. <p>0 – Disables the “Change of RDI-L Condition” Interrupt. 1 – Enables the “Change of RDI-L Condition” Interrupt.</p> |

Table 81: Receive STS-3 Transport Interrupt Enable Register – Byte 1 (Address Location= 0x110E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|---|--|---------------------------------|------------------------------|---------------------------------------|---|--------------------------------|
| New S1 Byte Interrupt Enable | Change in S1 Byte Unstable State Interrupt Enable | Change in J0 Message Unstable State Interrupt Enable | New J0 Message Interrupt Enable | J0 Mismatch Interrupt Enable | Receive TOH CAP DONE Interrupt Enable | Change in APS Unstable State Interrupt Enable | NEW K1K2 Byte Interrupt Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 | New S1 Byte Value Interrupt Enable | R/W | <p>New S1 Byte Value Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the “New S1 Byte Value” Interrupt. If the user enables this interrupt, then the Receive STS-3 TOH Processor block will generate this interrupt anytime it receives and accepts a new S1 byte value. The Receive STS-3 TOH Processor block will accept a new S1 byte after it has received it for 8 consecutive STS-3 frames.</p> <p>0 – Disables the “New S1 Byte Value” Interrupt. 1 – Enables the “New S1 Byte Value” Interrupt.</p> |
| 6 | Change in S1 Unstable State Interrupt Enable | R/W | <p>Change in S1 Byte Unstable State Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in S1 Byte Unstable State” Interrupt. If the user enables this bit-field, then the Receive STS-3 TOH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> When the Receive STS-3 TOH Processor block declares the “S1 Byte Instability” condition. When the Receive STS-3 TOH Processor block clears the “S1 Byte Instability” condition. <p>0 – Disables the “Change in S1 Byte Unstable State” Interrupt. 1 – Enables the “Change in S1 Byte Unstable State” Interrupt.</p> |
| 5 | Change in J0 Message Unstable State Interrupt Enable | R/W | <p>Change of J0 (Section Trace) Message Instability condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of J0 Message Instability Condition” Interrupt. If the user enables this interrupt, then the Receive STS-3 TOH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> Whenever the Receive STS-3 TOH Processor block declares the “J0 Message Instability” condition. Whenever the Receive STS-3 TOH Processor block clears the “J0 Message Instability” condition. <p>0 – Disable the “Change of J0 Message Instability” Interrupt. 1 – Enables the “Change of J0 Message Instability” Interrupt.</p> |
| 4 | New J0 Message Interrupt Enable | R/W | <p>New J0 Trace Message Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the “New J0 Trace Message” interrupt. If the user enables this interrupt, then the Receive STS-3 TOH Processor block will generate this interrupt anytime it receives and accepts a new J0 Trace Message. The Receive STS-3 TOH Processor block will accept a new J0</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---|-----|--|
| | | | Trace Message after it has received it 3 (or 5) consecutive times. 0 – Disables the “New J0 Trace Message” Interrupt. 1 – Enables the “New J0 Trace Message” Interrupt. |
| 3 | J0 Mismatch Interrupt Enable | R/W | <p>Change in “J0 – Section Trace Mismatch Condition” interrupt enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in J0 – Section Trace Mismatch condition” interrupt. If the user enables this interrupt, then the Receive STS-3 TOH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • The Receive STS-3 TOH Processor block declares a “J0 – Section Trace Mismatch” condition. • The Receive STS-3 TOH Processor block clears the “J0 – Section Trace Mismatch” condition. <p>Note: The user can determine whether the “J0 – Section Trace Mismatch” condition is “cleared or “declared” by reading the state of Bit 2 (J0 Message Mismatch Defect Declared) within the “Receive STS-3 Transport Status Register – Byte 1 (Address Location= 0x1106).</p> |
| 2 | Receive TOH CAP DONE Interrupt Enable | R/W | <p>Receive TOH Capture DONE – Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Receive TOH Data Capture” interrupt, within the Receive STS-3 TOH Processor Block.</p> <p>If this interrupt is enabled, then the Receive STS-3 TOH Processor block will generate an interrupt anytime it has captured the last TOH byte into the Capture Buffer.</p> <p>Note: Once the TOH (of a given STS-3 frame) has been captured and loaded into the “Receive TOH Capture” buffer, it will remain there for one SONET frame period.</p> <p>0 – Disables the “Receive TOH Capture” Interrupt. 1 – Enables the “Receive TOH Capture” Interrupt.</p> |
| 1 | Change in APS Unstable State Interrupt Enable | R/W | <p>Change of APS (K1, K2 Byte) Instability Condition - Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of APS (K1, K2 Byte) Instability condition” interrupt. If the user enables this interrupt, then the Receive STS-3 TOH Processor block will generate an Interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • If the Receive STS-3 TOH Processor block declares a “K1, K2 Instability” condition. • If the Receive STS-3 TOH Processor block clears the “K1, K2 Instability” condition. |
| 0 | New K1K2 Byte Interrupt Enable | R/W | <p>New K1, K2 Byte Value Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “New K1, K2 Byte Value” Interrupt. If the user enables this interrupt, then the Receive STS-3 TOH Processor block will generate this interrupt anytime it receives and accepts a new K1, K2 byte value. The Receive STS-3 TOH Processor block will accept a new K1, K2 byte value, after it has received it within 3 (or 5) consecutive STS-3 frames.</p> <p>0 – Disables the “New K1, K2 Byte Value” Interrupt. 1 – Enables the “New K1, K2 Byte Value” Interrupt.</p> |

Table 82: Receive STS-3 Transport Interrupt Status Register – Byte 0 (Address Location= 0x110F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|---|---|--|--|--|--|--|
| Change of SF Condition Interrupt Enable | Change of SD Condition Interrupt Enable | Detection of REI-L Error Interrupt Enable | Detection of B2 Error Interrupt Enable | Detection of B1 Error Interrupt Enable | Change of LOF Condition Interrupt Enable | Change of SEF Condition Interrupt Enable | Change of LOS Condition Interrupt Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | Change of SF Condition Interrupt Enable | R/W | <p>Change of Signal Failure (SF) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of Signal Failure (SF) Condition” Interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt anytime the Receive STS-3 TOH Processor block either declares or clears the SF defect.</p> <p>0 – Disables the “Change of SF Condition Interrupt”.</p> <p>1 – Enables the “Change of SF Condition Interrupt”.</p> |
| 6 | Change of SD Condition Interrupt Enable | R/W | <p>Change of Signal Degrade (SD) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of Signal Degrade (SD) Condition” Interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt anytime the Receive STS-3 TOH Processor block either declares or clears the SD defect.</p> <p>0 – Disables the “Change of SD Condition Interrupt”.</p> <p>1 – Enables the “Change of SD Condition Interrupt”.</p> |
| 5 | Detection of REI-L Interrupt Enable | R/W | <p>Detection of Line – Remote Error Indicator Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Declaration of Line – Remote Error Indicator” interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt anytime the Receive STS-3 TOH Processor block declares the “REI-L” defect.</p> <p>0 – Disables the “Line - Remote Error Indicator” Interrupt.</p> <p>1 – Enables the “Line – Remote Error Indicator” Interrupt.</p> |
| 4 | Detection of B2 Error Interrupt Enable | R/W | <p>Detection of B2 Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of B2 Error” Interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt anytime the Receive STS-3 TOH Processor block detects a B2 error.</p> <p>0 – Disables the “Detection of B2 Error Interrupt”.</p> <p>1 – Enables the “Detection of B2 Error Interrupt”.</p> |
| 3 | Detection of B1 Error Interrupt Enable | R/W | <p>Detection of B1 Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of B1 Error” Interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt anytime the Receive STS-3 TOH Processor block detects a B1 error.</p> <p>0 – Disables the “Detection of B1 Error Interrupt”.</p> <p>1 – Enables the “Detection of B1 Error Interrupt”.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--|-----|--|
| 2 | Change of LOF Condition Interrupt Enable | R/W | <p>Change of Loss of Frame (LOF) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of LOF Condition” interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-3 TOH Processor block declares the “LOF” condition. • When the Receive STS-3 TOH Processor clears the “LOF” condition. <p>0 – Disables the “Change of LOF Condition Interrupt.” 1 – Enables the “Change of LOF Condition” Interrupt.</p> |
| 1 | Change of SEF Condition Interrupt Enable | R/W | <p>Change of SEF Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of SEF Condition” Interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-3 TOH Processor block declares the “SEF” condition. • When the Receive STS-3 TOH Processor block clears the “SEF” condition. <p>0 – Disables the “Change of SEF Condition Interrupt.” 1 – Enables the “Change of SEF Condition Interrupt”.</p> |
| 0 | Change of LOS Condition Interrupt Enable | R/W | <p>Change of Loss of Signal (LOS) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of LOS Condition” interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-3 TOH Processor block declares the “LOS” condition. • When the Receive STS-3 TOH Processor block clears the “LOS” condition. <p>0 – Disables the “Change of LOS Condition Interrupt.” 1 – Enables the “Change of LOS Condition” Interrupt.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 83: Receive STS-3 Transport – B1 Error Count Register – Byte 3 (Address Location= 0x1110)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B1_Error_Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|---|
| 7 - 0 | B1_Error_Count [31:24] | RUR | <p>B1 Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Receive Transport – B1 Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Receive STS-3 TOH Processor block detects a B1 byte error.</p> <p>Note:</p> <p>1.If the B1 Error Type is configured to be “bit errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of bits, within the B1 value that are in error.</p> <p>2.If the B1 Error Type is configured to be “frame errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B1 bytes.</p> |

Table 84: Receive STS-3 Transport – B1 Error Count Register – Byte 2 (Address Location= 0x1111)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B1_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|---|
| 7 - 0 | B1_Error_Count [23:16] | RUR | <p>B1 Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Receive Transport – B1 Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-3 TOH Processor block detects a B1 byte error.</p> <p>Note:</p> <p>1.If the B1 Error Type is configured to be “bit errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of bits, within the B1 value that are in error.</p> <p>2.If the B1 Error Type is configured to be “frame errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B1 bytes.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 85: Receive STS-3 Transport – B1 Error Count Register – Byte 1 (Address Location= 0x1112)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------|-------|-------|-------|-------|-------|-------|-------|
| B1_Error_Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7 - 0 | B1_Error_Count [15:8] | RUR | <p>B1 Error Count – (Bits 15 through 8)</p> <p>This RESET-upon-READ register, along with “Receive Transport – B1 Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-3 TOH Processor block detects a B1 byte error.</p> <p>Note:</p> <p>1.If the B1 Error Type is configured to be “bit errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of bits, within the B1 value that are in error.</p> <p>2.If the B1 Error Type is configured to be “frame errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B1 bytes.</p> |

Table 86: Receive STS-3 Transport – B1 Error Count Register – Byte 0 (Address Location= 0x1113)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|
| B1_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------|------|---|
| 7 - 0 | B1_Error_Count [7:0] | RUR | <p>B1 Error Count – LSB:</p> <p>This RESET-upon-READ register, along with “Receive Transport – B1 Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Receive STS-3 TOH Processor block detects a B1 byte error.</p> <p>Note:</p> <p>1.If the B1 Error Type is configured to be “bit errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of bits, within the B1 value that are in error.</p> <p>2.If the B1 Error Type is configured to be “frame errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B1 bytes.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 87: Receive STS-3 Transport – B2 Error Count Register – Byte 3 (Address Location= 0x1114)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B2_Error_Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|---|
| 7 - 0 | B2_Error_Count [31:24] | RUR | <p>B2 Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Receive STS-3 Transport – B2 Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Receive STS-3 TOH Processor block detects a B2 byte error.</p> <p>Note:</p> <p>1.If the B2 Error Type is configured to be “bit errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of bits, within the B2 value that are in error.</p> <p>2.If the B2 Error Type is configured to be “frame errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B2 bytes.</p> |

Table 88: Receive STS-3 Transport – B2 Error Count Register – Byte 2 Address Location= 0x1115)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B2_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|---|
| 7 - 0 | B2_Error_Count [23:16] | RUR | <p>B2 Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Receive STS-3 Transport – B2 Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-3 TOH Processor block detects a B2 byte error.</p> <p>Note:</p> <p>1.If the B2 Error Type is configured to be “bit errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of bits, within the B2 value that are in error.</p> <p>2.If the B2 Error Type is configured to be “frame errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B2 bytes.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 89: Receive STS-3 Transport – B2 Error Count Register – Byte 1 (Address Location= 0x1116)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------|-------|-------|-------|-------|-------|-------|-------|
| B2_Error_Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 0 | B2_Error_Count [15:8] | RUR | <p>B2 Error Count – (Bits 15 through 8)</p> <p>This RESET-upon-READ register, along with “Receive STS-3 Transport – B2 Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-3 TOH Processor block detects a B2 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B2 Error Type is configured to be “bit errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of bits, within the B2 value that are in error. 2. If the B2 Error Type is configured to be “frame errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B2 bytes. |

Table 90: Receive STS-3 Transport – B2 Error Count Register – Byte 0 (Address Location= 0x1117)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|
| B2_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------|------|--|
| 7 - 0 | B2_Error_Count[7:0] | RUR | <p>B2 Error Count – LSB:</p> <p>This RESET-upon-READ register, along with “Receive Transport – B2 Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Receive STS-3 TOH Processor block detects a B2 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B2 Error Type is configured to be “bit errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of bits, within the B2 value that are in error. 2. If the B2 Error Type is configured to be “frame errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B2 bytes. |

Table 91: Receive STS-3 Transport – REI-L Error Count Register – Byte 3 (Address Location= 0x1118)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_L_Error_Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|--|
| 7 - 0 | REI_L_Error_Count [31:24] | RUR | <p>REI-L Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Receive Transport – REI-L Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Receive STS-3 TOH Processor block detects a Line - Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-L Error Type is configured to be “bit errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the value within the REI-L fields of the M1 byte. 2. If the REI-L Error Type is configured to be “frame errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-L values. |

Table 92: Receive STS-3 Transport – REI_L Error Count Register – Byte 2 (Address Location= 0x1119)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_L_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|--|
| 7 - 0 | REI_L_Error_Count [23:16] | RUR | <p>REI-L Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Receive Transport – REI-L Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-3 TOH Processor block detects a Line – Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-L Error Type is configured to be “bit errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the value within the REI-L fields of the M1 byte. 2. If the REI-L Error Type is configured to be “frame errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-L values. |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 93: Receive STS-3 Transport – REI_L Error Count Register – Byte 1 (Address Location= 0x111A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_L_Error_Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 - 0 | REI_L_Error_Count[15:8] | RUR | <p>REI-L Error Count – (Bits 15 through 8)</p> <p>This RESET-upon-READ register, along with “Receive Transport – REI-L Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-3 TOH Processor block detects a Line –Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-L Error Type is configured to be “bit errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the value within the REI-L fields of the M1 byte. 2. If the REI-L Error Type is configured to be “frame errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-L values. |

Table 94: Receive STS-3 Transport – REI_L Error Count Register – Byte 0 (Address Location= 0x111B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_L_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 0 | REI_L_Error_Count[7:0] | RUR | <p>REI-L Error Count – LSB:</p> <p>This RESET-upon-READ register, along with “Receive Transport – REI-L Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Receive STS-3 TOH Processor block detects a Line – Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-L Error Type is configured to be “bit errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the value within the REI-L fields of the M1 byte. 2. If the REI-L Error Type is configured to be “frame errors”, then the Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-L values. |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 95: Receive STS-3 Transport K1 Value (Address Location= 0x111F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| Filtered_K1_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 – 0 | Filtered_K1_Value[7:0] | R/O | <p>Filtered/Accepted K1 Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently “filtered” K1 value, that the Receive STS-3 TOH Processor block has received. These bit-fields are valid if the K1/K2 pair (to which it belongs) has been received for 3 consecutive STS-3 frames.</p> <p>This register should be polled by Software in order to determine various APS codes.</p> |

Table 96: Receive STS-3 Transport K2 Value (Address Location= 0x1123)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| Filtered_K2_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 – 0 | Filtered_K2_Value[7:0] | R/O | <p>Filtered/Accepted K2 Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently “filtered” K2 value, that the Receive STS-3 TOH Processor block has received. These bit-fields are valid if the K1/K2 pair (to which it belongs) has been received for 3 consecutive STS-3 frames.</p> <p>This register should be polled by Software in order to determine various APS codes.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 97: Receive STS-3 Transport S1 Value (Address Location= 0x1127)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| Filtered_S1_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 – 0 | Filtered_S1_Value[7:0] | R/O | <p>Filtered/Accepted S1 Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently “filtered” S1 value that the Receive STS-3 TOH Processor block has received. These bit-fields are valid if it has been received for 8 consecutive STS-3 frames.</p> |

Table 98: Receive STS-3 Transport – In-Sync Threshold Value (Address Location=0x112B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|---------------|-------|--------------|-------|--------|
| Unused | | | FRPATOUT[1:0] | | FRPATIN[1:0] | | Unused |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | | | |
|---------------|--|------|---|---------------|--------------------------|----------|---|----|--|
| 7 – 5 | Unused | R/O | | | | | | | |
| 4 – 3 | FRPATOUT [1:0] | R/W | <p>Framing Pattern – SEF Declaration Criteria:</p> <p>These two READ/WRITE bit-fields permit the user to define the SEF Declaration criteria for the Receive STS-3 TOH Processor block. The relationship between the state of these bit-fields and the corresponding SEF Declaration Criteria are presented below.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 20%;">FRPATOUT[1:0]</th> <th>SEF Declaration Criteria</th> </tr> </thead> <tbody> <tr> <td style="vertical-align: top;">00 01</td> <td> <p>The Receive STS-3 TOH Processor block will declare an SEF condition if either of the following conditions are true for four consecutive SONET frame periods.</p> <ul style="list-style-type: none"> If the last (of the 3) A1 bytes, in the STS-3 data stream is erred, or If the first (of the 3) A2 bytes, in the STS-3 data stream, is erred. <p>Hence, for this selection, a total of 16 bits are evaluated for SEF declaration.</p> </td> </tr> <tr> <td style="vertical-align: top;">10</td> <td> <p>The Receive STS-3 TOH Processor block will declare an SEF condition if either of the following conditions are true for four consecutive SONET frame periods.</p> <ul style="list-style-type: none"> If the last two (of the 3) A1 bytes, in the STS-3 data stream, are erred, or If the first two (of the 3) A2 bytes, in the STS-3 data stream, are erred. <p>Hence, for this selection, a total of 32 bits are evaluated for SEF declaration.</p> </td> </tr> </tbody> </table> | FRPATOUT[1:0] | SEF Declaration Criteria | 00 01 | <p>The Receive STS-3 TOH Processor block will declare an SEF condition if either of the following conditions are true for four consecutive SONET frame periods.</p> <ul style="list-style-type: none"> If the last (of the 3) A1 bytes, in the STS-3 data stream is erred, or If the first (of the 3) A2 bytes, in the STS-3 data stream, is erred. <p>Hence, for this selection, a total of 16 bits are evaluated for SEF declaration.</p> | 10 | <p>The Receive STS-3 TOH Processor block will declare an SEF condition if either of the following conditions are true for four consecutive SONET frame periods.</p> <ul style="list-style-type: none"> If the last two (of the 3) A1 bytes, in the STS-3 data stream, are erred, or If the first two (of the 3) A2 bytes, in the STS-3 data stream, are erred. <p>Hence, for this selection, a total of 32 bits are evaluated for SEF declaration.</p> |
| FRPATOUT[1:0] | SEF Declaration Criteria | | | | | | | | |
| 00 01 | <p>The Receive STS-3 TOH Processor block will declare an SEF condition if either of the following conditions are true for four consecutive SONET frame periods.</p> <ul style="list-style-type: none"> If the last (of the 3) A1 bytes, in the STS-3 data stream is erred, or If the first (of the 3) A2 bytes, in the STS-3 data stream, is erred. <p>Hence, for this selection, a total of 16 bits are evaluated for SEF declaration.</p> | | | | | | | | |
| 10 | <p>The Receive STS-3 TOH Processor block will declare an SEF condition if either of the following conditions are true for four consecutive SONET frame periods.</p> <ul style="list-style-type: none"> If the last two (of the 3) A1 bytes, in the STS-3 data stream, are erred, or If the first two (of the 3) A2 bytes, in the STS-3 data stream, are erred. <p>Hence, for this selection, a total of 32 bits are evaluated for SEF declaration.</p> | | | | | | | | |

| | | | 11 | <p>The Receive STS-3 TOH Processor block will declare an SEF condition if either of the following conditions are true for four consecutive SONET frame periods.</p> <ul style="list-style-type: none"> If the last three (of the 3) A1 bytes, in the STS-3 data stream, are erred, or If the first three (of the 3) A2 bytes, in the STS-3 data stream, are erred. <p>Hence, for this selection, a total of 48 bits are evaluated for SEF declaration.</p> | | | | | | | | |
|--------------|---|-----|--|--|--------------|------------------------|----------|--|----|---|----|---|
| 2 - 1 | FRPATIN [1:0] | R/W | <p>Framing Pattern – SEF Clearance Criteria:</p> <p>These two READ/WRITE bit-fields permit the user to define the “SEF Clearance” criteria for the Receive STS-3 TOH Processor block. The relationship between the state of these bit-fields and the corresponding SEF Clearance Criteria are presented below.</p> <table border="1"> <thead> <tr> <th>FRPATIN[1:0]</th> <th>SEF Clearance Criteria</th> </tr> </thead> <tbody> <tr> <td>00 01</td> <td> <p>The Receive STS-3 TOH Processor block will clear the SEF condition if both of the following conditions are true for two consecutive SONET frame periods.</p> <ul style="list-style-type: none"> If the last (of the 3) A1 bytes, in the STS-3 data stream is un-erred, and If the first (of the 3) A2 bytes, in the STS-3 data stream, is un-erred. <p>Hence, for this selection, a total of 16 bits/frame are evaluated for SEF clearance.</p> </td> </tr> <tr> <td>10</td> <td> <p>The Receive STS-3 TOH Processor block will clear the SEF condition if both of the following conditions are true for two consecutive SONET frame periods.</p> <ul style="list-style-type: none"> If the last two (of the 3) A1 bytes, in the STS-3 data stream, are un-erred, and If the first two (of the 3) A2 bytes, in the STS-3 data stream, are un-erred. <p>Hence, for this selection, a total of 32 bits/frame are evaluated for SEF clearance.</p> </td> </tr> <tr> <td>11</td> <td> <p>The Receive STS-3 TOH Processor block will clear the SEF condition if both of the following conditions are true for two consecutive SONET frame periods.</p> <ul style="list-style-type: none"> If the last three (of the 3) A1 bytes, in the STS-3 data-stream, are un-erred, and If the first three (of the 3) A2 bytes, in the STS-3 data stream, are un-erred. <p>Hence, for this selection, a total of 48 bits/frame are evaluated for SEF declaration.</p> </td> </tr> </tbody> </table> | | FRPATIN[1:0] | SEF Clearance Criteria | 00 01 | <p>The Receive STS-3 TOH Processor block will clear the SEF condition if both of the following conditions are true for two consecutive SONET frame periods.</p> <ul style="list-style-type: none"> If the last (of the 3) A1 bytes, in the STS-3 data stream is un-erred, and If the first (of the 3) A2 bytes, in the STS-3 data stream, is un-erred. <p>Hence, for this selection, a total of 16 bits/frame are evaluated for SEF clearance.</p> | 10 | <p>The Receive STS-3 TOH Processor block will clear the SEF condition if both of the following conditions are true for two consecutive SONET frame periods.</p> <ul style="list-style-type: none"> If the last two (of the 3) A1 bytes, in the STS-3 data stream, are un-erred, and If the first two (of the 3) A2 bytes, in the STS-3 data stream, are un-erred. <p>Hence, for this selection, a total of 32 bits/frame are evaluated for SEF clearance.</p> | 11 | <p>The Receive STS-3 TOH Processor block will clear the SEF condition if both of the following conditions are true for two consecutive SONET frame periods.</p> <ul style="list-style-type: none"> If the last three (of the 3) A1 bytes, in the STS-3 data-stream, are un-erred, and If the first three (of the 3) A2 bytes, in the STS-3 data stream, are un-erred. <p>Hence, for this selection, a total of 48 bits/frame are evaluated for SEF declaration.</p> |
| FRPATIN[1:0] | SEF Clearance Criteria | | | | | | | | | | | |
| 00 01 | <p>The Receive STS-3 TOH Processor block will clear the SEF condition if both of the following conditions are true for two consecutive SONET frame periods.</p> <ul style="list-style-type: none"> If the last (of the 3) A1 bytes, in the STS-3 data stream is un-erred, and If the first (of the 3) A2 bytes, in the STS-3 data stream, is un-erred. <p>Hence, for this selection, a total of 16 bits/frame are evaluated for SEF clearance.</p> | | | | | | | | | | | |
| 10 | <p>The Receive STS-3 TOH Processor block will clear the SEF condition if both of the following conditions are true for two consecutive SONET frame periods.</p> <ul style="list-style-type: none"> If the last two (of the 3) A1 bytes, in the STS-3 data stream, are un-erred, and If the first two (of the 3) A2 bytes, in the STS-3 data stream, are un-erred. <p>Hence, for this selection, a total of 32 bits/frame are evaluated for SEF clearance.</p> | | | | | | | | | | | |
| 11 | <p>The Receive STS-3 TOH Processor block will clear the SEF condition if both of the following conditions are true for two consecutive SONET frame periods.</p> <ul style="list-style-type: none"> If the last three (of the 3) A1 bytes, in the STS-3 data-stream, are un-erred, and If the first three (of the 3) A2 bytes, in the STS-3 data stream, are un-erred. <p>Hence, for this selection, a total of 48 bits/frame are evaluated for SEF declaration.</p> | | | | | | | | | | | |
| 0 | Unused | R/O | | | | | | | | | | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 99: Receive STS-3 Transport – LOS Threshold Value - MSB (Address Location= 0x112E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|
| LOS_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------|------|---|
| 7 - 0 | LOS_THRESHOLD[15:8] | R/W | <p>LOS Threshold Value – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-3 Transport – LOS Threshold Value – LSB” register specify the number of consecutive (All Zero) bytes that the Receive STS-3 TOH Processor block must detect before it can declare an LOS condition.</p> |

Table 100: Receive STS-3 Transport – LOS Threshold Value - LSB (Address Location= 0x112F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------|-------|-------|-------|-------|-------|-------|-------|
| LOS_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|---|
| 7 - 0 | LOS_THRESHOLD[7:0] | R/W | <p>LOS Threshold Value – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-3 Transport – LOS Threshold Value – MSB” register specify the number of consecutive (All Zero) bytes that the Receive STS-3 TOH Processor block must detect before it can declare an LOS condition.</p> |

Table 101: Receive STS-3 Transport – Receive SF SET Monitor Interval – Byte 2 (Address Location= 0x1131)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_MONITOR_WINDOW[23:16] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------|------|---|
| 7 - 0 | SF_SET_MONITOR_WINDOW [23:16] | R/W | <p>SF_SET_MONITOR_INTERVAL – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-3 Transport – SF SET Monitor Interval – Byte 1 and Byte 0” registers permit the user to specify the number of STS-3 Frame periods that will constitute a SET Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-3 TOH Processor block is checking for SF, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into the “Receive STS-3 Transport SF SET Threshold” register, then an SF condition will be declared.</p> |

Table 102: Receive STS-3 Transport – Receive SF SET Monitor Interval – Byte 1 (Address Location= 0x1132)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_MONITOR_WINDOW[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------|------|---|
| 7 - 0 | SF_SET_MONITOR_WINDOW [15:8] | R/W | <p>SF_SET_MONITOR_INTERVAL (Bits 15 through 8):</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-3 Transport – SF SET Monitor Interval – Byte 2 and Byte 0” registers permit the user to specify the number of STS-3 Frame periods that will constitute a SET Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-3 TOH Processor block is checking for SF, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Receive STS-3 Transport SF SET Threshold” register, then an SF condition will be declared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 103: Receive STS-3 Transport – Receive SF SET Monitor Interval – Byte 0 (Address Location= 0x1133)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_MONITOR_WINDOW[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------|------|---|
| 7 - 0 | SF_SET_MONITOR_WINDOW[7:0] | R/W | <p>SF_SET_MONITOR_INTERVAL – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-3 Transport – SF SET Monitor Interval – Byte 2 and Byte 1” registers permit the user to specify the number of STS-3 Frame periods that will constitute a SET Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-3 TOH Processor block is checking for SF, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Receive STS-3 Transport SF SET Threshold” register, then an SF condition will be declared.</p> |

Table 104: Receive STS-3 Transport – Receive SF SET Threshold – Byte 1 (Address Location= 0x1136)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 0 | SF_SET_THRESHOLD[15:8] | R/W | <p>SF_SET_THRESHOLD – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-3 Transport – SF SET Threshold – Byte 0” registers permit the user to specify the number of B2 bit errors that will cause the Receive STS-3 TOH Processor block to declare an SF (Signal Failure) condition.</p> <p>When the Receive STS-3 TOH Processor block is checking for SF, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into this and the “Receive STS-3 Transport SF SET Threshold – Byte 0” register, then an SF condition will be declared.</p> |

Table 105: Receive STS-3 Transport – Receive SF SET Threshold – Byte 0 Address Location= 0x1137)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 0 | SF_SET_THRESHOLD[7:0] | R/W | <p>SF_SET_THRESHOLD – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-3 Transport – SF SET Threshold – Byte 1” registers permit the user to specify the number of B2 bit errors that will cause the Receive STS-3 TOH Processor block to declare an SF (Signal Failure) condition.</p> <p>When the Receive STS-3 TOH Processor block is checking for SF, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into this and the “Receive STS-3 Transport SF SET Threshold – Byte 1” register, then an SF condition will be declared.</p> |

Table 106: Receive STS-3 Transport – Receive SF CLEAR Threshold – Byte 1 (Address Location= 0x113A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|---|
| 7 - 0 | SF_CLEAR_THRESHOLD [15:8] | R/W | <p>SF_CLEAR_THRESHOLD – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-3 Transport – SF CLEAR Threshold – Byte 0” registers permit the user to specify the upper limit for the number of B2 bit errors that will cause the Receive STS-3 TOH Processor block to clear the SF (Signal Failure) condition.</p> <p>When the Receive STS-3 TOH Processor block is checking for clearing SF, it will accumulate B2 errors for a total of 8 CLEAR Sub-Interval periods. If the number of accumulated B2 errors is less than that programmed into this and the “Receive STS-3 Transport SF CLEAR Threshold – Byte 0” register, then an SF condition will be cleared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 107: Receive STS-3 Transport – Receive SF CLEAR Threshold – Byte 0 (Address Location=0x113B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|---|
| 7 - 0 | SF_CLEAR_THRESHOLD [7:0] | R/W | <p>SF_CLEAR_THRESHOLD – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-3 Transport – SF CLEAR Threshold – Byte 1” registers permit the user to specify the upper limit for the number of B2 bit errors that will cause the Receive STS-3 TOH Processor block to clear the SF (Signal Failure) condition.</p> <p>When the Receive STS-3 TOH Processor block is checking for clearing SF, it will accumulate B2 errors for a total of 8 CLEAR Sub-Interval periods. If the number of accumulated B2 errors is less than that programmed into this and the “Receive STS-3 Transport SF CLEAR Threshold – Byte 1” register, then an SF condition will be cleared.</p> |

Table 108: Receive STS-3 Transport – Receive SD Set Monitor Interval – Byte 2 (Address Location=0x113D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_MONITOR_WINDOW[23:16] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------|------|---|
| 7-0 | SD_SET_MONITOR_WINDOW [23:16] | R/W | <p>SD_SET_MONITOR_INTERVAL – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-3 Transport – SD SET Monitor Interval – Byte 1 and Byte 0” registers permit the user to specify the number of STS-3 Frame periods that will constitute a SET Sub-Interval for SD (Signal Degrade) declaration.</p> <p>When the Receive STS-3 TOH Processor block is checking for SD, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Receive STS-3 Transport SD SET Threshold” register, then an SD condition will be declared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 109: Receive STS-3 Transport – Receive SD Set Monitor Interval – Byte 1 (Address Location= 0x113E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_MONITOR_WINDOW[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|---|
| 7-0 | SD_SET_MONITOR_WINDOW[15:8] | R/W | <p>SD_SET_MONITOR_INTERVAL – Bits 15 through 8:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-3 Transport – SD SET Monitor Interval – Byte 2 and Byte 0” registers permit the user to specify the number of STS-3 Frame periods that will constitute a SET Sub-Interval for SD (Signal Degrade) declaration.</p> <p>When the Receive STS-3 TOH Processor block is checking for SD, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Receive STS-3 Transport SD SET Threshold” register, then an SD condition will be declared.</p> |

Table 110: Receive STS-3 Transport – Receive SD Set Monitor Interval – Byte 0 (Address Location= 0x113F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_MONITOR_WINDOW[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------|------|---|
| 7-0 | SD_SET_MONITOR_WINDOW[7:0] | R/W | <p>SD_SET_MONITOR_INTERVAL – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-3 Transport – SD SET Monitor Interval – Byte 2 and Byte 1” registers permit the user to specify the number of STS-3 Frame periods that will constitute a SET Sub-Interval for SD (Signal Degrade) declaration.</p> <p>When the Receive STS-3 TOH Processor block is checking for SD, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Receive STS-3 Transport SD SET Threshold” register, then an SD condition will be declared.</p> |

Table 111: Receive STS-3 Transport – Receive SD SET Threshold – Byte 1 (Address Location=0x1142)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 0 | SD_SET_THRESHOLD[15:8] | R/W | <p>SD_SET_THRESHOLD – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-3 Transport – SD SET Threshold – Byte 0” registers permit the user to specify the number of B2 bit errors that will cause the Receive STS-3 TOH Processor block to declare an SD (Signal Degrade) condition.</p> <p>When the Receive STS-3 TOH Processor block is checking for SD, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into this and the “Receive STS-3 Transport SD SET Threshold – Byte 0” register, then an SD condition will be declared.</p> |

Table 112: Receive STS-3 Transport – Receive SD SET Threshold – Byte 0 (Address Location=0x1143)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 0 | SD_SET_THRESHOLD[7:0] | R/W | <p>SD_SET_THRESHOLD – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-3 Transport – SD SET Threshold – Byte 1” registers permit the user to specify the number of B2 bit errors that will cause the Receive STS-3 TOH Processor block to declare an SD (Signal Degrade) condition.</p> <p>When the Receive STS-3 TOH Processor block is checking for SD, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into this and the “Receive STS-3 Transport SD SET Threshold – Byte 1” register, then an SD condition will be declared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 113: Receive STS-3 Transport – Receive SD CLEAR Threshold – Byte 1 (Address Location= 0x1146)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|---|
| 7 - 0 | SD_CLEAR_THRESHOLD[15:8] | R/W | <p>SD_CLEAR_THRESHOLD – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-3 Transport – SD CLEAR Threshold – Byte 0” registers permit the user to specify the upper limit for the number of B2 bit errors that will cause the Receive STS-3 TOH Processor block to clear the SD (Signal Degrade) condition.</p> <p>When the Receive STS-3 TOH Processor block is checking for clearing SD, it will accumulate B2 errors for a total of 8 CLEAR Sub-Interval periods. If the number of accumulated B2 errors is less than that programmed into this and the “Receive STS-3 Transport SD CLEAR Threshold – Byte 0” register, then an SD condition will be cleared.</p> |

Table 114: Receive STS-3 Transport – Receive SD CLEAR Threshold – Byte 1 (Address Location= 0x1147)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 - 0 | SD_CLEAR_THRESHOLD[7:0] | R/W | <p>SD_CLEAR_THRESHOLD – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-3 Transport – SD CLEAR Threshold – Byte 1” registers permit the user to specify the upper limit for the number of B2 bit errors that will cause the Receive STS-3 TOH Processor block to clear the SD (Signal Degrade) condition.</p> <p>When the Receive STS-3 TOH Processor block is checking for clearing SD, it will accumulate B2 errors for a total of 8 CLEAR Sub-Interval periods. If the number of accumulated B2 errors is less than that programmed into this and the “Receive STS-3 Transport SD CLEAR Threshold – Byte 1” register, then an SD condition will be cleared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 115: Receive STS-3 Transport – Force SEF Condition Register (Address Location= 0x114B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|-----------|
| Unused | | | | | | | SEF FORCE |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------|------|--|
| 7 – 1 | Unused | R/O | |
| 0 | SEF FORCE | R/W | <p>SEF Force:</p> <p>This READ/WRITE bit-field permits the user to force the Receive STS-3 TOH Processor block to declare an SEF defect. The Receive STS-3 TOH Processor block will then attempt to reacquire framing.</p> <p>Writing a “1” into this bit-field configures the Receive STS-3 TOH Processor block to declare the SEF defect. The Receive STS-3 TOH Processor block will automatically set this bit-field to “0” once it has reacquired framing (e.g., has detected two consecutive STS-3 frames with the correct A1 and A2 bytes).</p> |

Table 116: Receive STS-3 Transport – Receive J0 Trace Buffer Control Register (Address Location= 0x114F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|----------|-------------|----------|------------|-------|
| Unused | | | READ SEL | ACCEPT THRD | MSG TYPE | MSG LENGTH | |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------|------|---|
| 7 – 5 | Unused | R/O | |
| 4 | READ SEL | R/W | <p>Receive Section Trace (J0) Message Buffer Read Selection:</p> <p>This READ/WRITE bit-field permits a user to specify which of the following buffer segments to read.</p> <ul style="list-style-type: none"> a. Valid Message Buffer b. Expected Message Buffer <p>0 – Executing a READ to the Receive Section Trace (J0) Message Buffer, will return contents within the “Valid Message” buffer.</p> <p>1 – Executing a READ to the Receive Section Trace (J0) Message Buffer, will return contents within the “Expected Message Buffer”.</p> <p>Note: In the case of the Receive STS-3 TOH Processor block, the “Receive J0 Trace Buffer” is located at Address location 0x1300 through 0x133F.</p> |
| 3 | ACCEPT THRD | R/W | <p>Message Accept Threshold:</p> <p>This READ/WRITE bit-field permits a user to select the number of consecutive times that the Receive STS-3 TOH Processor block must receive a given</p> |

| | | | <p>Section Trace Message, before it is accepted, as described below.</p> <p>0 – The Receive STS-3 TOH Processor block accepts the Section Message after it has received it the third time in succession.</p> <p>1 – The Receive STS-3 TOH Processor block accepts the Section Message after it has received in the fifth time in succession.</p> | | | | | | | | |
|------------|-----------------------------------|-----|--|------------|-----------------------------------|----|--------|----|----------|-------|----------|
| 2 | MSG TYPE | R/W | <p>Message Alignment Type:</p> <p>This READ/WRITE bit-field permits a user to specify how the Receive STS-3 TOH Processor block will locate the boundary of the incoming Section Trace Message, as indicated below.</p> <p>0 – The Section Trace Message boundary is indicated by “Line Feed”.</p> <p>1 – The Section Trace Message boundary is indicated by the presence of a “1” in the MSB of a the first byte (within the J0 Trace Message).</p> | | | | | | | | |
| 1 - 0 | MSG LENGTH | R/W | <p>J0 Message Length:</p> <p>These READ/WRITE bit-fields permit the user to specify the length of the J0 Trace Message, that the Receive STS-3 TOH Processor block will receive. The relationship between the content of these bit-fields and the corresponding J0 Trace Message Length is presented below.</p> <table border="1" data-bbox="586 821 1383 1029"> <thead> <tr> <th>MSG LENGTH</th> <th>Resulting J0 Trace Message Length</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>1 Byte</td> </tr> <tr> <td>01</td> <td>16 Bytes</td> </tr> <tr> <td>10/11</td> <td>64 Bytes</td> </tr> </tbody> </table> | MSG LENGTH | Resulting J0 Trace Message Length | 00 | 1 Byte | 01 | 16 Bytes | 10/11 | 64 Bytes |
| MSG LENGTH | Resulting J0 Trace Message Length | | | | | | | | | | |
| 00 | 1 Byte | | | | | | | | | | |
| 01 | 16 Bytes | | | | | | | | | | |
| 10/11 | 64 Bytes | | | | | | | | | | |

Table 117: Receive STS-3 Transport – Receive SD Burst Error Tolerance – Byte 1 (Address Location=0x1152)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_BURST_TOLERANCE[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|---|
| 7 - 0 | SD_BURST_TOLERANCE [15:8] | R/W | <p>SD_BURST_TOLERANCE – MSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-3 Transport – SD BURST Tolerance – Byte 0” registers permit the user to specify the maximum number of B2 bit errors that the Receive STS-3 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-3 frame period), when determining whether or not to declare an SD (Signal Degrade) defect condition.</p> <p>Note: The purpose of this feature is to permit the user to provide some level of B2 error burst filtering, when the Receive STS-3 TOH Processor block is accumulating B2 byte errors in order to declare the SD defect condition. The user can implement this feature in order to configure the Receive STS-3 TOH Processor block to detect B2 bit errors in multiple “Sub-Interval” periods before it will declare the SD defect condition.</p> |

Table 118: Receive STS-3 Transport – Receive SD Burst Error Tolerance – Byte 0 (Address Location=0x1153)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_BURST_TOLERANCE[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|---|
| 7 - 0 | SD_BURST_TOLERANCE [7:0] | R/W | <p>SD_BURST_TOLERANCE – LSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-3 Transport – SD BURST Tolerance – Byte 1” registers permit the user to specify the maximum number of B2 bit errors that the Receive STS-3 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-3 frame period), when determining whether or not to declare an SD (Signal Degrade) defect condition.</p> <p>Note: The purpose of this feature is to permit the user to provide some level of B2 error burst filtering, when the Receive STS-3 TOH Processor block is accumulating B2 byte errors in order to declare the SD defect condition. The user can implement this feature in order to configure the Receive STS-3 TOH Processor block to detect B2 bit errors in multiple “Sub-Interval” periods before it will declare the SD defect condition.</p> |

Table 119: Receive STS-3 Transport – Receive SF Burst Error Tolerance – Byte 1 (Address Location=0x1156)

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_BURST_TOLERANCE[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|--|
| 7 - 0 | SF_BURST_TOLERANCE[15:8] | R/W | <p>SF_BURST_TOLERANCE – MSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-3 Transport – SF BURST Tolerance – Byte 0” registers permit the user to specify the maximum number of B2 bit errors that the Receive STS-3 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-3 frame period), when determining whether or not to declare an SF (Signal Failure) defect condition.</p> <p>Note: <i>The purpose of this feature is to permit the user to provide some level of B2 error burst filtering, when the Receive STS-3 TOH Processor block is accumulating B2 byte errors in order to declare the SF defect condition. The user can implement this feature in order to configure the Receive STS-3 TOH Processor block to detect B2 bit errors in multiple “Sub-Interval” periods before it will declare the SF defect condition.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 120: Receive STS-3 Transport – Receive SF Burst Error Tolerance – Byte 0 (Address Location=0x1157)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_BURST_TOLERANCE[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|--|
| 7 - 0 | SF_BURST_TOLERANCE[7:0] | R/W | <p>SF_BURST_TOLERANCE – LSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-3 Transport – SF BURST Tolerance – Byte 1” registers permit the user to specify the maximum number of B2 bit errors that the Receive STS-3 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-3 frame period), when determining whether or not to declare an SF (Signal Failure) defect condition.</p> <p>Note: <i>The purpose of this feature is to permit the user to provide some level of B2 error burst filtering, when the Receive STS-3 TOH Processor block is accumulating B2 byte errors in order to declare the SF defect condition. The user can implement this feature in order to configure the Receive STS-3 TOH Processor block to detect B2 bit errors in multiple “Sub-Interval” periods before it will declare the SF defect condition.</i></p> |

Table 121: Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 2 (Address Location=0x1159)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_MONITOR_WINDOW[23:16] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|--|
| 7 - 0 | SD_CLEAR_MONITOR_WINDOW[23:16] | R/W | <p>SD_CLEAR_MONITOR_INTERVAL – MSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-3 Transport – SD Clear Monitor Interval – Byte 1 and Byte 0” registers permit the user to specify the number of STS-3 Frame periods that will constitute a CLEAR Sub-Interval for SD (Signal Degrade).</p> <p>When the Receive STS-3 TOH Processor block is checking for clearing the SD defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-3 Transport SD Clear Threshold” register, then the SD defect will be cleared.</p> |

Table 122: Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 1 (Address Location=0x115A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_MONITOR_WINDOW[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------|------|--|
| 7 - 0 | SD_CLEAR_MONITOR_WINDOW[15:8] | R/W | <p>SD_CLEAR_MONITOR_INTERVAL – Bits 15 through 8:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-3 Transport – SD Clear Monitor Interval – Byte 2 and Byte 0” registers permit the user to specify the number of STS-3 Frame periods that will constitute a CLEAR Sub-Interval for SD (Signal Degrade).</p> <p>When the Receive STS-3 TOH Processor block is checking for clearing the SD defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-3 Transport SD Clear Threshold” register, then the SD defect will be cleared.</p> |

Table 123: Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 0 (Address Location=0x115B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_MONITOR_WINDOW[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------|------|--|
| 7 - 0 | SD_CLEAR_MONITOR_WINDOW[7:0] | R/W | <p>SD_CLEAR_MONITOR_INTERVAL – LSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-3 Transport – SD Clear Monitor Interval – Byte 2 and Byte 1” registers permit the user to specify the number of STS-3 Frame periods that will constitute a CLEAR Sub-Interval for SD (Signal Degrade).</p> <p>When the Receive STS-3 TOH Processor block is checking for clearing the SD defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-3 Transport SD Clear Threshold” register, then the SD defect will be cleared.</p> |

Table 124: Receive STS-3 Transport – Receive SF Clear Monitor Interval – Byte 2 (Address Location=0x115D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_MONITOR_WINDOW[23:16] | | | | | | | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | | | | | |
|-----|-----|-----|-----|-----|-----|-----|-----|
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------|------|--|
| 7 - 0 | SF_CLEAR_MONITOR_WINDOW [23:16] | R/W | <p>SF_CLEAR_MONITOR_INTERVAL – MSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-3 Transport – SF Clear Monitor Interval – Byte 1 and Byte 0” registers permit the user to specify the number of STS-3 Frame periods that will constitute a CLEAR Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-3 TOH Processor block is checking for clearing the SF defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-3 Transport SF Clear Threshold” register, then the SF defect will be cleared.</p> |

Table 125: Receive STS-3 Transport – Receive SF Clear Monitor Interval – Byte 1 (Address Location= 0x115E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_MONITOR_WINDOW[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|--|
| 7 - 0 | SF_CLEAR_MONITOR_WINDOW [15:8] | R/W | <p>SF_CLEAR_MONITOR_INTERVAL – Bits 15 through 8:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-3 Transport – SF Clear Monitor Interval – Byte 2 and Byte 0” registers permit the user to specify the number of STS-3 Frame periods that will constitute a CLEAR Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-3 TOH Processor block is checking for clearing the SF defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-3 Transport SF Clear Threshold” register, then the SF defect will be cleared.</p> |

Table 126: Receive STS-3 Transport – Receive SF Clear Monitor Interval – Byte 0 (Address Location= 0x115F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_MONITOR_WINDOW[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------------|------|--|
| 7 - 0 | SF_CLEAR_MONITOR_WINDOW [7:0] | R/W | <p>SF_CLEAR_MONITOR_INTERVAL – LSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-3 Transport – SF Clear Monitor Interval – Byte 2 and Byte 1” registers permit the user to specify the number of STS-3 Frame periods that will constitute a CLEAR Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-3 TOH Processor block is checking for clearing the SF defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-3 Transport SF Clear Threshold” register, then the SF defect will be cleared.</p> |

Table 127: Receive STS-3 Transport – Auto AIS Control Register (Address Location= 0x1163)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|---|--------------------------------------|--------------------------------------|---|---------------------------------------|---------------------------------------|-------------------------------------|
| Transmit AIS-P (Down-stream) Upon J0 Message Unstable | Transmit AIS-P (Down-stream) Upon J0 Message Mismatch | Transmit AIS-P (Down-stream) Upon SF | Transmit AIS-P (Down-stream) Upon SD | Transmit AIS-P (Down-stream) upon Loss of Optical Carrier AIS | Transmit AIS-P (Down-stream) upon LOF | Transmit AIS-P (Down-stream) upon LOS | Transmit AIS-P (Down-stream) Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | Transmit AIS-P (Down-stream) upon J0 Message Unstable | R/W | <p>Transmit Path AIS upon Detection of Unstable Section Trace (J0):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-3 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive SONET POH Processor blocks), anytime it detects an Unstable Section Trace (J0) condition in the “incoming” STS-3 data-stream.</p> <p>0 – Does not configure the Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable Section Trace” condition.</p> <p>1 – Configures the Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable Section Trace” condition.</p> <p>Note: The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</p> |
| 6 | Transmit AIS-P (Down-stream) Upon J0 Message Mismatch | R/W | <p>Transmit Path AIS (AIS-P) upon Detection of Section Trace (J0) Message Mismatch:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-3 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive SONET POH Processor blocks), anytime it detects a Section Trace (J0) Message Mismatch condition in the “incoming” STS-3 data stream.</p> <p>0 – Does not configure the Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects a “Section Trace Message Mismatch” condition.</p> <p>1 – Configures the Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects a “Section Trace Message Mismatch” condition.</p> <p>Note: The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</p> |
| 5 | Transmit AIS-P (Down-stream) upon SF | R/W | <p>Transmit Path AIS upon Signal Failure (SF):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-3 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive SONET POH Processor blocks), anytime it declares an SF condition.</p> |

| | | | |
|---|---|-----|---|
| | | | <p>0 – Does not configure the Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the SF defect.</p> <p>1 – Configures the Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the SF defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 4 | Transmit AIS-P (Down-stream) upon SD | R/W | <p>Transmit Path AIS upon Signal Degrade (SD):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-3 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive SONET POH Processor blocks), anytime it declares an SD condition.</p> <p>0 – Does not configure the Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the SD defect.</p> <p>1 – Configures the Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the SD defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 3 | Transmit AIS-P (Down-stream) upon Loss of Optical Carrier | R/W | <p>Transmit Path AIS upon Loss of Optical Carrier condition:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-3 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive SONET POH Processor blocks), anytime it detects a “Loss of Optical Carrier” condition.</p> <p>0 – Does not configure the Receive STS-3 TOH Processor block to transmit the AIS-P indicator upon detection of a “Loss of Optical Carrier” condition.</p> <p>1 – Configures the Receive STS-3 TOH Processor block to transmit the AIS-P indicator upon detection of a “Loss of Optical Carrier” condition.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 2 | Transmit AIS-P (Down-stream) upon LOF | R/W | <p>Transmit Path AIS upon Loss of Frame (LOF):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-3 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive SONET POH Processor block), anytime it declares an LOF condition.</p> <p>0 – Does not configure the Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the LOF defect.</p> <p>1 – Configures the Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the LOF defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-3 TOH Processor block to</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---------------------------------------|-----|---|
| | | | <i>automatically transmit the AIS-P indicator, in response to this defect condition.</i> |
| 1 | Transmit AIS-P (Down-stream) upon LOS | R/W | <p>Transmit Path AIS upon Loss of Signal (LOS):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-3 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive SONET POH Processor block), anytime it declares an LOS condition.</p> <p>0 – Does not configure the Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) anytime it declares the LOS defect.</p> <p>1 – Configures the Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) anytime it declares the LOS defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 0 | Transmit AIS-P (Down-stream) Enable | R/W | <p>Automatic Transmission of AIS-P Enable:</p> <p>This READ/WRITE bit-field serves two purposes.</p> <p>It permits the user to configure the Receive STS-3 TOH Processor block to automatically transmit the Path AIS (AIS-P) indicator, via the downstream traffic (e.g., towards the Receive SONET POH Processor blocks), upon detection of an SF, SD, Section Trace Mismatch, Section Trace Unstable, LOF, LOS or Loss of Optical Carrier conditions.</p> <p>It also permits the user to configure the Receive STS-3 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive SONET POH Processor blocks) anytime it detects an AIS-L condition in the “incoming” STS-3 data-stream.</p> <p>0 – Configures the Receive STS-3 TOH Processor block to NOT automatically transmit the AIS-P indicator (via the “downstream” traffic) upon detection of the AIS-L or any of the “above-mentioned” conditions.</p> <p>1 – Configures the Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) upon detection of any of the “above-mentioned” condition.</p> <p>Note: <i>The user must also set the corresponding bit-fields (within this register) to “1” in order to configure the Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator upon detection of a given alarm/defect condition.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 128: Receive STS-3 Transport – Serial Port Control Register (Address Location= 0x1167)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|------------------------|-------|-------|-------|
| Unused | | | | RxTOH_CLOCK_SPEED[7:0] | | | |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|---|
| 7 - 4 | Unused | R/O | |
| 3 - 0 | RxTOH_CLOCK_SPEED[7:0] | R/W | <p>RxTOHCk Output Clock Signal Speed:</p> <p>These READ/WRITE bit-fields permit the user to specify the frequency of the “RxTOHCk output clock signal.</p> <p>The formula that relates the contents of these register bits to the “RxTOHCk” frequency is presented below.</p> <p>$FREQ = 19.44 / [2 * (RxTOH_CLOCK_SPEED + 1)]$</p> <p>Note: For STS-3/STM-1 applications, the frequency of the RxTOHCk output signal must be in the range of 0.6075MHz to 9.72MHz</p> |

Table 129: Receive STS-3 Transport – Auto AIS (in Downstream STS-1s) Control Register (Address Location= 0x116B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|--------|---|---|--|--|---------------------|---|
| Unused | Unused | Transmit AIS-P (via Downstream STS-1s) upon LOS | Transmit AIS-P (via Downstream STS-1s) upon LOF | Transmit AIS-P (via Downstream STS-1s) upon SD | Transmit AIS-P (via Downstream STS-1s) upon SF | AIS-L Output Enable | Transmit AIS-P (via Downstream STS-1s) Enable |
| R/O | R/O | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 - 6 | Unused | R/O | |
| 5 | Transmit AIS-P (via Downstream STS-1s) upon LOS | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon LOS (Loss of Signal):</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-1 POH Processor blocks (in each channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3 TOH Processor block declares the LOS defect.</p> <p>0 – Does not configure all “activated” Transmit STS-1 POH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3 TOH Processor block declares the LOS defect.</p> <p>1 – Configures all “activated” Transmit STS-1POH Processor blocks to</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---|-----|--|
| | | | <p>automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3 TOH Processor block declares the LOS defect.</p> <p>Note:</p> <ol style="list-style-type: none"> <i>In the “long-run” the function of this bit-field is exactly the same as that of Bit 1 (Transmit AIS-P Down-stream – Upon LOS), within the Receive STS-3 Transport – Auto AIS Control Register (Address Location= 0x1163). The only difference is that this register bit will cause each of the “downstream” Transmit STS-1 POH Processor blocks to IMMEDIATELY begin to transmit the AIS-P condition whenever the Receive STS-3 TOH Processor block declares the LOS defect. This will permit the user to easily comply with the Telcordia GR-253-CORE requirements of an NE transmitting the AIS-P indicator downstream within 125us of the NE declaring the LOS defect.</i> <i>In the case of Bit 1 (Transmit AIS-P Downstream – Upon LOS), several SONET frame periods are required (after the Receive STS-3 TOH Processor block has declared the LOS defect), before the Transmit STS-1 POH Processor blocks will begin the process of transmitting the AIS-P indicators.</i> <i>In addition to setting this bit-field to “1”, the user must also set Bit 0 (Transmit AIS-P via Downstream STS-1s Enable) within this register, in order enable this feature.</i> |
| 4 | Transmit AIS-P (via Downstream STS-1s) upon LOF | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon LOF (Loss of Frame):</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-1 POH Processor blocks (in each channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3 TOH Processor block declares the LOF defect.</p> <p>0 – Does not configures all “activated” Transmit STS-1 POH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3 TOH Processor block declares the LOF defect.</p> <p>1 – Configures all “activated” Transmit STS-1POH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3 TOH Processor block declares the LOF defect.</p> <p>Note:</p> <ol style="list-style-type: none"> <i>In the “long-run” the function of this bit-field is exactly the same as that of Bit 2 (Transmit AIS-P Down-stream – Upon LOF), within the Receive STS-3 Transport – Auto AIS Control Register (Address Location= 0x1163). The only difference is that this register bit will cause each of the “downstream” Transmit STS-1 POH Processor blocks to IMMEDIATELY begin to transmit the AIS-P condition whenever the Receive STS-3 TOH Processor block declares the LOF defect. This will permit the user to easily comply with the Telcordia GR-253-CORE requirements of an NE transmitting the AIS-P indicator downstream within 125us of the NE declaring the LOF defect.</i> <i>In the case of Bit 2 (Transmit AIS-P Downstream – Upon LOF), several SONET frame periods are required (after the Receive STS-3 TOH Processor block has declared the LOS defect), before the Transmit STS-1 POH Processor blocks will begin the process of transmitting the AIS-P indicators.</i> <i>In addition to setting this bit-field to “1”, the user must also set Bit 0 (Transmit AIS-P via Downstream STS-1s Enable) within this register, in order enable this feature.</i> |

| | | | |
|----------|---|------------|---|
| <p>3</p> | <p>Transmit AIS-P (via Downstream STS-1s) upon SD</p> | <p>R/W</p> | <p>Transmit AIS-P (via Downstream STS-1s) upon SD (Signal Degrade):</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-1 POH Processor blocks (in each channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3 TOH Processor block declares the SD defect.</p> <p>0 – Does not configures all “activated” Transmit STS-1 POH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3 TOH Processor block declares the SD defect.</p> <p>1 – Configures all “activated” Transmit STS-1POH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3 TOH Processor block declares the SD defect.</p> <p>Note:</p> <p>1. In the “long-run” the function of this bit-field is exactly the same as that of Bit 4 (Transmit AIS-P Down-stream – Upon SD), within the Receive STS-3 Transport – Auto AIS Control Register (Address Location= 0x1163). The only difference is that this register bit will cause each of the “downstream” Transmit STS-1 POH Processor blocks to IMMEDIATELY begin to transmit the AIS-P condition whenever the Receive STS-3 TOH Processor block declares the SD defect. This will permit the user to easily comply with the Telcordia GR-253-CORE requirements of an NE transmitting the AIS-P indicator downstream within 125us of the NE declaring the LOS defect.</p> <p>2. In the case of Bit 1 (Transmit AIS-P Downstream – Upon LOF), several SONET frame periods are required (after the Receive STS-3 TOH Processor block has declared the SD defect), before the Transmit STS-1 POH Processor blocks will begin the process of transmitting the AIS-P indicators.</p> <p>3. In addition to setting this bit-field to “1”, the user must also set Bit 0 (Transmit AIS-P via Downstream STS-1s Enable) within this register, in order enable this feature.</p> |
| <p>2</p> | <p>Transmit AIS-P (via Downstream STS-1s) upon SF</p> | <p>R/W</p> | <p>Transmit AIS-P (via Downstream STS-1s) upon Signal Failure (SF):</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-1 POH Processor blocks (in each channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3 TOH Processor block declares an SF condition.</p> <p>0 – Does not configures all “activated” Transmit STS-1 POH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3 TOH Processor block declares the SF defect.</p> <p>1 – Configures all “activated” Transmit STS-1POH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3 TOH Processor block declares the SF defect.</p> <p>1. In the “long-run” the function of this bit-field is exactly the same as that of Bit 5 (Transmit AIS-P Down-stream – Upon SF), within the Receive STS-3 Transport – Auto AIS Control Register (Address Location= 0x1163). The only difference is that this register bit will cause each of the “downstream” Transmit STS-1 POH Processor blocks to IMMEDIATELY begin transmit the AIS-P condition whenever the Receive STS-3 TOH Processor block declares the SF defect. This will permit the user to easily comply with the Telcordia GR-253-CORE requirements of an NE transmitting the AIS-P indicator downstream within 125us of the</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS


| | | | |
|---|---|-----|---|
| | | | <p><i>NE declaring the SF defect.</i></p> <p><i>2. In the case of Bit 5 (Transmit AIS-P Downstream – Upon SF), several SONET frame periods are required (after the Receive STS-3 TOH Processor block has declared the SF defect), before the Transmit STS-1 POH Processor blocks will begin the process of transmitting the AIS-P indicators.</i></p> <p><i>3. In addition to setting this bit-field to “1”, the user must also set Bit 0 (Transmit AIS-P via Downstream STS-1s Enable) within this register, in order enable this feature.</i></p> |
| 1 | AIS-L Output Enable | R/W | <p>AIS-L Output Enable:</p> <p>This READ/WRITE bit-field, along with Bits 7 (8kHz or STUFF Out Enable) within the “Operation Output Control Register – Byte 1” (Address Location= 0x0150) permit the user to configure the “AIS-L” indicator to be output via the “LOF” output pin (pin AD11).</p> <p>If Bit 7 (within the “Operation Output Control Register – Byte 1”) is set to “0”, then setting this bit-field to “1” configures pin AD11 to function as the AIS-L output indicator.</p> <p>If Bit 7 (within the “Operation Output Control Register – Byte 1”) is set to “0”, then setting this bit-field to “0” configures pin AD11 to function as the LOF output indicator.</p> <p>If Bit 7 (within the “Operation Output Control Register – Byte 1”) is set to “1”, then this register bit is ignored.</p> |
| 0 | Transmit AIS-P (via Downstream STS-1s) Enable | R/W | <p>Automatic Transmission of AIS-P (via the downstream STS-1s) Enable:</p> <p>This READ/WRITE bit-field permits the user to configure all “activated” Transmit STS-1 POH Processor blocks to automatically transmit the AIS-P indicator, via its “outbound” STS-1 signals, upon detection of an SF, SD, LOS and LOF condition.</p> <p>0 – Does not configure the “activated” Transmit STS-1 POH Processor blocks to automatically transmit the AIS-P indicator, whenever the Receive STS-3 TOH Processor block declares either the LOS, LOF, SD or SF defects.</p> <p>1 – Configures the “activated” Transmit STS-1 POH Processor blocks to automatically transmit the AIS-P indicator, whenever the Receive STS-3 TOH Processor block declares either the LOS, LOF, SD or SF defects.</p> |

1.6 TRANSMIT STS-3 TOH PROCESSOR BLOCK

The register map for the Transmit STS-3 TOH Processor Block is presented in the Table below. Additionally, a detailed description of each of the “Transmit STS-3 TOH Processor” block registers is presented below.

In order to provide some orientation for the reader, an illustration of the Functional Block Diagram for the XRT94L33, with the “Transmit STS-3 TOH Processor Block “highlighted” is presented below in Figure 7

Figure 7: Illustration of the Functional Block Diagram of the XRT94L33, with the Transmit STS-3 TOH Processor Block “High-lighted”.



1.6.1 TRANSMIT STS-3 TOH PROCESSOR BLOCK REGISTER

Table 130: Transmit STS-3 TOH Processor Block Registers – Address Map

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x00, 0x01 | 0x1800 – 0x1901 | Reserved | 0x00 |
| 0x02 | 0x1902 | Transmit STS-3 Transport – SONET Transmit Control Register – Byte 1 | 0x00 |
| 0x03 | 0x1903 | Transmit STS-3 Transport – SONET Transmit Control Register – Byte 0 | 0x00 |
| 0x04 – 0x15 | 0x1904 – 0x1915 | Reserved | 0x00 |
| 0x16 | 0x1916 | Reserved | 0x00 |
| 0x17 | 0x1917 | Transmit STS-3 Transport – Transmit A1 Byte Error Mask – Low Register – Byte 0 | 0x00 |
| 0x18 – 0x1D | 0x1918 – 0x191D | Reserved | 0x00 |
| 0x1E | 0x191E | Reserved | 0x00 |
| 0x1F | 0x191F | Transmit STS-3 Transport – Transmit A2 Byte Error Mask – Low Register – Byte 0 | 0x00 |
| 0x20 – 0x22 | 0x1920 – 0x1921 | Reserved | 0x00 |
| 0x23 | 0x1923 | Transmit STS-3 Transport – B1 Byte Error Mask Register | 0x00 |
| 0x24, 0x25 | 0x1924 – 0x1925 | Reserved | 0x00 |
| 0x26 | 0x1926 | Reserved | 0x00 |
| 0x27 | 0x1927 | Transmit STS-3 Transport – Transmit B2 Byte Error Mask Register – Byte 0 | 0x00 |
| 0x28 – 0x2A | 0x1928 – 0x192A | Reserved | 0x00 |
| 0x2B | 0x192B | Transmit STS-3 Transport – Transmit B2 Byte - Bit Error Mask Register – Byte 0 | 0x00 |
| 0x2C, 0x2D | 0x192C – 0x192D | Reserved | 0x00 |
| 0x2E | 0x192E | Transmit STS-3 Transport – K1K2 Byte (APS) Value Register – Byte 1 | 0x00 |
| 0x2F | 0x192F | Transmit STS-3 Transport – K1K2 Byte (APS) Value Register – Byte 0 | 0x00 |
| 0x30 – 0x32 | 0x1930 – 0x1931 | Reserved | 0x00 |
| 0x33 | 0x1933 | Transmit STS-3 Transport – RDI-L Control Register | 0x00 |
| 0x34 – 0x36 | 0x1934 – 0x1936 | Reserved | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x37 | 0x1937 | Transmit STS-3 Transport – M1 Byte Value Register | 0x00 |
| 0x38 – 0x3A | 0x1938 – 0x193A | Reserved | 0x00 |
| 0x3B | 0x193B | Transmit STS-3 Transport – S1 Byte Value Register | 0x00 |
| 0x3C – 0x3E | 0x193C – 0x193E | Reserved | 0x00 |
| 0x3F | 0x193F | Transmit STS-3 Transport – F1 Byte Value Register | 0x00 |
| 0x40 – 0x42 | 0x1940 – 0x1942 | Reserved | 0x00 |
| 0x43 | 0x1943 | Transmit STS-3 Transport – E1 Byte Value Register | 0x00 |
| 0x44 | 0x1944 | Transmit STS-3 Transport – E2 Byte Control Register | 0x00 |
| 0x45 | 0x1945 | Reserved | 0x00 |
| 0x46 | 0x1946 | Transmit STS-3 Transport – E2 Byte Pointer Register | 0x00 |
| 0x47 | 0x1947 | Transmit STS-3 Transport – E2 Byte Value Register | 0x00 |
| 0x48 – 0x4A | 0x1948 – 0x194A | Reserved | 0x00 |
| 0x4B | 0x194B | Transmit STS-3 Transport – Transmit J0 Byte Value Register | 0x00 |
| 0x4C – 0x4E | 0x194C – 0x194E | Reserved | 0x00 |
| 0x4F | 0x194F | Transmit STS-3 Transport – Transmit J0 Byte Control Register | 0x00 |
| 0x50 – 0x52 | 0x1950 – 0x1952 | Reserved | 0x00 |
| 0x53 | 0x1953 | Transmit STS-3 Transport – Serial Port Control Register | 0x00 |
| 0x54 – 0xFF | 0x1954 – 0x19FF | Reserved | 0x00 |

1.6.2 TRANSMIT STS-3 TOH PROCESSOR BLOCK REGISTER DESCRIPTION

Table 131: Transmit STS-3 Transport – SONET Transmit Control Register – Byte 1 (Address Location= 0x1902)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------|-----------------------|------------------|------------------|------------------|------------------|--------------------|-----------------------|
| Reserved | STS-N Overhead Insert | E2 Insert Method | E1 Insert Method | F1 Insert Method | S1 Insert Method | K1K2 Insert Method | M0M1 Insert Method[1] |
| R/O | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 | Unused | R/O | |
| 6 | STS-N Overhead Insert | R/W | <p>STS-N Overhead Insert (Revision C Silicon Only):</p> <p>This READ/WRITE bit-field permits the user to configure the TxTOH input port to insert the TOH for all lower-tributary STS-1s within the outbound STS-3 signal.</p> <p>0 – Disables this feature. In this mode, the TxTOH input port will only accept the TOH for the first STS-1 within the outbound STS-3 signal.</p> <p>1 – Enables this feature.</p> |
| 5 | E2 Insert Method | R/W | <p>E2 Byte Insert Method:</p> <p>This READ/WRITE bit-field permits the user to specify the source of the contents of the E2 byte, within the “transmit” output STS-3 data stream.</p> <p>0 – E2 Byte is obtained from “TxTOH” Serial Input Port.</p> <p>1 – E2 Byte is obtained from the contents within the “Transmit STS-3 Transport – E2 Byte Value” register (Address Location= 0xN947). This selection provides the user with software control over the value of the “outbound” E2 byte.</p> |
| 4 | E1 Insert Method | R/W | <p>E1 Byte Insert Method:</p> <p>This READ/WRITE bit-field permits the user to specify the source of the contents of the E1 byte, within the “transmit” output STS-3 data stream.</p> <p>0 – E1 Byte is obtained from “TxTOH” Serial Input Port.</p> <p>1 – E1 Byte is obtained from the contents within the “Transmit STS-3 Transport – E1 Byte Value” register (Address Location= 0xN943). This selection provides the user with software control over the value of the “outbound” E1 byte.</p> |
| 3 | F1 Insert Method | R/W | <p>F1 Byte Insert Method:</p> <p>This READ/WRITE bit-field permits the user to specify the source of the contents of the F1 byte, within the “transmit” output STS-3 data stream.</p> <p>0 – F1 Byte is obtained from “TxTOH” Serial Input Port.</p> <p>1 – F1 Byte is obtained from the contents within the “Transmit STS-3 Transport – F1 Byte Value” register (Address Location= 0xN93F). This selection provides the user with software control over the value of the “outbound” F1 byte.</p> |
| 2 | S1 Insert Method | R/W | <p>S1 Byte Insert Method:</p> |

| | | | <p>This READ/WRITE bit-field permits the user to specify the source of the contents of the S1 byte, within the “transmit” output STS-3 data stream.</p> <p>0 – S1 Byte is obtained from “TxTOH” Serial Input Port.</p> <p>1 – S1 Byte is obtained from the contents within the “Transmit STS-3 Transport – S1 Byte Value” register (Address Location= 0xN93B). This selection provides the user with software control over the value of the “outbound” S1 byte.</p> | | | | | | | | | | | | | | | |
|-------------------------|-----------------------|--|--|-------------------------|--|----------------------|---|---|--|---|---|--|---|---|--|---|---|---|
| 1 | K1K2 Insert Method | R/W | <p>K1K2 Byte Insert Method:</p> <p>This READ/WRITE bit-field permits the user to specify the source of the contents of the K1 and K2 bytes, within the “transmit” output STS-3 data stream.</p> <p>0 – K1 and K2 Bytes are obtained from “TxTOH” Serial Input Port.</p> <p>1 – K1 and K2 Bytes are obtained from the contents within the “Transmit STS-3 Transport – K1K2 Byte Value” register – Byte 1 (Address Location = 0x192E) and the “Transmit STS-3 Transport – K1K2 Byte Value” register – Byte 2 (Address Location= 0x192F). This selection provides the user with software control over the value of the “outbound” K1 and K2 bytes.</p> | | | | | | | | | | | | | | | |
| 0 | M0M1 Insert Method[1] | R/W | <p>M0M1 Insert Method – Bit 1:</p> <p>This READ/WRITE bit-field, along with “M0M1 Insert Method[0]” (located in the “Transmit STS-3 Transport – SONET Control Register – Byte 0”) permit the user to specify the source of the contents of the M0/M1 byte, within the “transmit” output STS-3 data stream.</p> <p>The relationship between these two bit-fields and the corresponding source of the M0/M1 byte is presented below.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="2" style="text-align: left;">M0M1 Insert Method[1:0]</th> <th style="text-align: left;">Source of M0/M1 Byte</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td>From corresponding STS-1 Receiver (B2 Error Count)</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td>Obtained from the contents of the “Transmit STS-3 Transport – M0/M1 Byte Value” register (Address Location= 0xN937).</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td>M0/M1 byte is obtained from the “TxTOH” Serial Input Port.</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td>From corresponding STS-3 Receiver (B2 Error Count).</td> </tr> </tbody> </table> | M0M1 Insert Method[1:0] | | Source of M0/M1 Byte | 0 | 0 | From corresponding STS-1 Receiver (B2 Error Count) | 0 | 1 | Obtained from the contents of the “Transmit STS-3 Transport – M0/M1 Byte Value” register (Address Location= 0xN937). | 1 | 0 | M0/M1 byte is obtained from the “TxTOH” Serial Input Port. | 1 | 1 | From corresponding STS-3 Receiver (B2 Error Count). |
| M0M1 Insert Method[1:0] | | Source of M0/M1 Byte | | | | | | | | | | | | | | | | |
| 0 | 0 | From corresponding STS-1 Receiver (B2 Error Count) | | | | | | | | | | | | | | | | |
| 0 | 1 | Obtained from the contents of the “Transmit STS-3 Transport – M0/M1 Byte Value” register (Address Location= 0xN937). | | | | | | | | | | | | | | | | |
| 1 | 0 | M0/M1 byte is obtained from the “TxTOH” Serial Input Port. | | | | | | | | | | | | | | | | |
| 1 | 1 | From corresponding STS-3 Receiver (B2 Error Count). | | | | | | | | | | | | | | | | |

Table 132: Transmit STS-3 Transport – SONET Transmit Control Register – Byte 0 (Address Location=0x1903)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|--------|-------------|-------------|-----------|-----------------|-----------------|-------------------|
| MOM1 Insert Method[0] | Unused | RDI-L Force | AIS-L Force | LOS Force | Scramble Enable | B2 Error Insert | A1A2 Error Insert |
| R/W | R/O | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | | | | | | | | | | | |
|-------------------------|-----------------------|---|---|-------------------------|----------------------|---|---|--|---|---|---|---|---|--|---|---|---|
| 7 | MOM1 Insert Method[0] | R/W | <p>MOM1 Insert Method – Bit 0:</p> <p>This READ/WRITE bit-field, along with “MOM1 Insert Method[1]” (located in the “Transmit STS-3 Transport – SONET Control Register – Byte 1”) permit the user to specify the source of the contents of the M0/M1 byte, within the “transmit” output STS-3 data stream.</p> <p>The relationship between these two bit-fields and the corresponding source of the M0/M1 byte is presented below.</p> <table border="1"> <thead> <tr> <th>MOM1 Insert Method[1:0]</th> <th>Source of M0/M1 Byte</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>From corresponding STS-3 Receiver (B2 Error Count)</td> </tr> <tr> <td>0</td> <td>1</td> <td>Obtained from the contents of the “Transmit STS-3 Transport – M0/M1 Byte Value” register (Address Location=0xN937).</td> </tr> <tr> <td>1</td> <td>0</td> <td>M0/M1 byte is obtained from the “TxTOH” Serial Input Port.</td> </tr> <tr> <td>1</td> <td>1</td> <td>From corresponding STS-3 Receiver (B2 Error Count).</td> </tr> </tbody> </table> | MOM1 Insert Method[1:0] | Source of M0/M1 Byte | 0 | 0 | From corresponding STS-3 Receiver (B2 Error Count) | 0 | 1 | Obtained from the contents of the “Transmit STS-3 Transport – M0/M1 Byte Value” register (Address Location=0xN937). | 1 | 0 | M0/M1 byte is obtained from the “TxTOH” Serial Input Port. | 1 | 1 | From corresponding STS-3 Receiver (B2 Error Count). |
| MOM1 Insert Method[1:0] | Source of M0/M1 Byte | | | | | | | | | | | | | | | | |
| 0 | 0 | From corresponding STS-3 Receiver (B2 Error Count) | | | | | | | | | | | | | | | |
| 0 | 1 | Obtained from the contents of the “Transmit STS-3 Transport – M0/M1 Byte Value” register (Address Location=0xN937). | | | | | | | | | | | | | | | |
| 1 | 0 | M0/M1 byte is obtained from the “TxTOH” Serial Input Port. | | | | | | | | | | | | | | | |
| 1 | 1 | From corresponding STS-3 Receiver (B2 Error Count). | | | | | | | | | | | | | | | |
| 6 | Unused | R/O | | | | | | | | | | | | | | | |
| 5 | RDI-L Force | R/W | <p>Transmit Line – Remote Defect Indicator:</p> <p>This READ/WRITE bit-field permits the user to (by software control) force the Transmit STS-3 TOH Processor block to generate and transmit the RDI-L indicator to the remote terminal equipment.</p> <p>0 – Does not configure the Transmit STS-3 TOH Processor block to generate and transmit the RDI-L indicator.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to generate and transmit the RDI-L indicator. In this case, the STS-3 Transmitter will force bits 6, 7 and 8 (of the K2 byte) to the value “1, 1, 0”.</p> <p>Note: This bit-field is ignored if the Transmit STS-3 TOH Processor block is transmitting the Line AIS (AIS-L) indicator or the LOS pattern.</p> | | | | | | | | | | | | | | |
| 4 | AIS-L Force | R/W | <p>Transmit Line – AIS Indicator:</p> <p>This READ/WRITE bit-field permits the user to (by software control) force the Transmit STS-3 TOH Processor block to generate and transmit the AIS-L indicator to the remote terminal equipment.</p> <p>0 – Does not configure the Transmit STS-3 TOH Processor block to</p> | | | | | | | | | | | | | | |

| | | | |
|---|-------------------|-----|--|
| | | | <p>generate and transmit the AIS-L indicator.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to generate and transmit the AIS-L indicator. In this case, the Transmit STS-3 TOH Processor block will force all bits (within the “outbound” STS-3 frame) with the exception of the Section Overhead Bytes to an “All Ones” pattern.</p> <p>Note: <i>This bit-field is ignored if the Transmit STS-3 TOH Processor block is transmitting the LOS pattern.</i></p> |
| 3 | LOS Force | R/W | <p>Transmit LOS Pattern:</p> <p>This READ/WRITE bit-field permits the user to (by software control) force the Transmit STS-3 TOH Processor block to transmit the LOS (Loss of Signal) pattern to the remote terminal equipment.</p> <p>0 – Does not configure the Transmit STS-3 TOH Processor block to generate and transmit the LOS pattern.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to transmit the LOS pattern. In this case, the Transmit STS-3 TOH Processor block will force all bytes (within the “outbound” SONET frame) to an “All Zeros” pattern.</p> |
| 2 | Scramble Enable | R/W | <p>Scramble Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the Scrambler, within the Transmit STS-3 TOH Processor block circuitry</p> <p>0 – Disables the Scrambler.</p> <p>1 – Enables the Scrambler.</p> |
| 1 | B2 Error Insert | R/W | <p>Transmit B2 Byte Error Insert Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3 TOH Processor block to insert errors into the “outbound” B2 bytes, per the contents within the “Transmit STS-3 Transport – Transmit B2 Byte Error Mask Registers”</p> <p>0 – Configures the Transmit STS-3 TOH Processor block to NOT insert errors into the B2 bytes, within the outbound STS-3 signal.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to insert errors into the B2 bytes (per the contents within the “Transmit B2 Byte Error Mask Registers”).</p> |
| 0 | A1A2 Error Insert | R/W | <p>Transmit A1A2 Byte Error Insert Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3 TOH Processor block to insert errors into the “outbound” A1 and A2 bytes, per the contents within the “Transmit STS-3 Transport – Transmit A1 Byte Error Mask” and Transmit A2 Byte Error Mask” Registers.</p> <p>0 – Configures the Transmit STS-3 TOH Processor block to NOT insert errors into the A1 and A2 bytes, within the outbound STS-3 data-stream.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to insert errors into the A1 and A2 bytes (per the contents within the “Transmit A1 Byte Error Mask” and “Transmit A2 Byte Error Mask” Registers.</p> |

Table 133: Transmit STS-3 Transport – Transmit A1 Error Mask – Low Register – Byte 0 (Address Location= 0x1917)

| | | | | | | | |
|-------|-------|-------|-------|-------|-------|-------|-------|
| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | | | | | |
|--------|-----|-----|-----|-----|-----------------------------|-----------------------------|-----------------------------|
| Unused | | | | | A1 Error in STS-1 Channel 2 | A1 Error in STS-1 Channel 1 | A1 Error in STS-1 Channel 0 |
| R/O | R/O | R/O | R/O | R/O | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------|------|--|
| 7-3 | Unused | R/O | |
| 2 | A1 Error in STS-1 Channel # 2 | R/W | <p>A1 Error in STS-1 Channel # 2:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3 TOH Processor block to transmit an erred A1 byte, within STS-1 Channel 2.</p> <p>0 – Configures the Transmit STS-3 TOH Processor block to NOT transmit an erred A1 byte, within STS-1 Channel 2.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to transmit an erred A1 byte, within STS-1 Channel 2.</p> <p>Note: This bit-field is only valid if Bit 0 (A1A2 Error Insert), within the “Transmit STS-3 Transport – SONET Transmit Control Register – Byte 0 (Address Location= 0x1903) to “1”.</p> |
| 1 | A1 Error in STS-1 Channel # 1 | R/W | <p>A1 Error in STS-1 Channel # 1:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3 TOH Processor block to transmit an erred A1 byte, within STS-1 Channel 1.</p> <p>0 – Configures the Transmit STS-3 TOH Processor block to NOT transmit an erred A1 byte, within STS-1 Channel 1.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to transmit an erred A1 byte, within STS-1 Channel 1.</p> <p>Note: This bit-field is only valid if Bit 0 (A1A2 Error Insert), within the “Transmit STS-3 Transport – SONET Transmit Control Register – Byte 0 (Address Location= 0x1903) to “1”.</p> |
| 0 | A1 Error in STS-1 Channel # 0 | R/W | <p>A1 Error in STS-1 Channel # 0:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3 TOH Processor block to transmit an erred A1 byte, within STS-1 Channel 0.</p> <p>0 – Configures the Transmit STS-3 TOH Processor block to NOT transmit an erred A1 byte, within STS-1 Channel 0.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to transmit an erred A1 byte, within STS-1 Channel 0.</p> <p>Note: This bit-field is only valid if Bit 0 (A1A2 Error Insert), within the “Transmit STS-3 Transport – SONET Transmit Control Register – Byte 0 (Address Location= 0x1903) to “1”.</p> |

Table 134: Transmit STS-3 Transport – Transmit A2 Error Mask – Low Register – Byte 0 (Address Location= 0x191F)

| | | | | | | | |
|-------|-------|-------|-------|-------|-------|-------|-------|
| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | | | | | |
|--------|-----|-----|-----|-----|-----------------------------|-----------------------------|-----------------------------|
| Unused | | | | | A2 Error in STS-1 Channel 2 | A2 Error in STS-1 Channel 1 | A2 Error in STS-1 Channel 0 |
| R/O | R/O | R/O | R/O | R/O | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------|------|--|
| 7-3 | Unused | R/O | |
| 2 | A2 Error in STS-1 Channel # 2 | R/W | <p>A2 Error in STS-1 Channel # 2:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3 TOH Processor block to transmit an erred A2 byte, within STS-1 Channel 2.</p> <p>0 – Configures the Transmit STS-3 TOH Processor block to NOT transmit an erred A2 byte, within STS-1 Channel 2.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to transmit an erred A2 byte, within STS-1 Channel 2.</p> <p>Note: This bit-field is only valid if Bit 0 (A1A2 Error Insert), within the “Transmit STS-3 Transport – SONET Transmit Control Register – Byte 0 (Address Location= 0x1903) to “1”.</p> |
| 1 | A2 Error in STS-1 Channel # 1 | R/W | <p>A2 Error in STS-1 Channel # 1:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3 TOH Processor block to transmit an erred A2 byte, within STS-1 Channel 1.</p> <p>0 – Configures the Transmit STS-3 TOH Processor block to NOT transmit an erred A2 byte, within STS-1 Channel 1.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to transmit an erred A2 byte, within STS-1 Channel 1.</p> <p>Note: This bit-field is only valid if Bit 0 (A1A2 Error Insert), within the “Transmit STS-3 Transport – SONET Transmit Control Register – Byte 0 (Address Location= 0x1903) to “1”.</p> |
| 0 | A2 Error in STS-1 Channel # 0 | R/W | <p>A2 Error in STS-1 Channel # 0:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3 TOH Processor block to transmit an erred A2 byte, within STS-1 Channel 0.</p> <p>0 – Configures the Transmit STS-3 TOH Processor block to NOT transmit an erred A2 byte, within STS-1 Channel 0.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to transmit an erred A2 byte, within STS-1 Channel 0.</p> <p>Note: This bit-field is only valid if Bit 0 (A1A2 Error Insert), within the “Transmit STS-3 Transport – SONET Transmit Control Register – Byte 0 (Address Location= 0x1903) to “1”.</p> |

Table 135: Transmit STS-3 Transport – B1 Byte Error Mask Register (Address Location= 0x1923)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| B1_Byte_Error_Mask[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|--|
| 7 – 0 | B1_Byte_Error_Mask [7:0] | R/W | <p>B1 Byte Error Mask[7:0]:</p> <p>These READ/WRITE bit-fields permit the user to insert bit errors into the B1 bytes, within the outbound STS-3 data stream.</p> <p>The Transmit STS-3 TOH Processor block will perform an XOR operation with the contents of the B1 byte, and this register. The results of this calculation will be inserted into the B1 byte position within the “outbound” STS-3 data stream. For each bit-field (within this register) that is set to “1”, the corresponding bit, within the B1 byte will be in error.</p> <p>Note: For normal operation, the user should set this register to 0x00.</p> |

Table 136: Transmit STS-3 Transport – Transmit B2 Byte Error Mask Register – Byte 0 (Address Location= 0x1927)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-----------------------------|-----------------------------|-----------------------------|
| Unused | | | | | B2 Error in STS-1 Channel 2 | B2 Error in STS-1 Channel 1 | B2 Error in STS-1 Channel 0 |
| R/O | R/O | R/O | R/O | R/O | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------|------|---|
| 7-3 | Unused | R/O | |
| 2 | B2 Error in STS-1 Channel # 2 | R/W | <p>B2 Byte Error in STS-1 Channel # 2:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3 TOH Processor block to transmit an erred B2 byte, within STS-1 Channel 2.</p> <p>If the user enables this feature, then the Transmit STS-3 TOH Processor block will perform an XOR operation of the contents of the B2 byte (within STS-1 Channel 2) and the contents of the “Transmit STS-3 Transport – Transmit B2 Bit Error Mask Register – Byte 0 (Address Location= 0x192B). The results of this calculation will be written back into the “B2 byte” position, within STS-1 Channel 2, prior to transmission to the remote terminal.</p> <p>0 – Configures the Transmit STS-3 TOH Processor block to NOT insert errors into the B2 byte, within STS-1 Channel 2.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to insert errors into the B2 byte, within STS-1 Channel 2.</p> <p>Note: This bit-field is only valid if Bit 1 (B2 Error Insert), within the</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|-------------------------------|-----|--|
| | | | <p><i>“Transmit STS-3 Transport – SONET Transmit Control Register – Byte 0 (Address = 0x1903) to “1”.</i></p> |
| 1 | B2 Error in STS-1 Channel # 1 | R/W | <p>B2 Byte Error in STS-1 Channel # 1:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3 TOH Processor block to transmit an erred B2 byte, within STS-1 Channel 1.</p> <p>If the user enables this feature, then the Transmit STS-3 TOH Processor block will perform an XOR operation of the contents of the B2 byte (within STS-1 Channel 1) and the contents of the “Transmit STS-3 Transport – Transmit B2 Bit Error Mask Register – Byte 0 (Address Location= 0x192B). The results of this calculation will be written back into the “B2 byte” position, within STS-1 Channel 1, prior to transmission to the remote terminal.</p> <p>0 – Configures the Transmit STS-3 TOH Processor block to NOT insert errors into the B2 byte, within STS-1 Channel 1.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to insert errors into the B2 byte, within STS-1 Channel 1.</p> <p>Note: <i>This bit-field is only valid if Bit 1 (B2 Error Insert), within the “Transmit STS-3 Transport – SONET Transmit Control Register – Byte 0 (Address Location= 0x1903) to “1”.</i></p> |
| 0 | B2 Error in STS-1 Channel # 0 | R/W | <p>B2 Byte Error in STS-1 Channel # 0:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3 TOH Processor block to transmit an erred B2 byte, within STS-1 Channel 0.</p> <p>If the user enables this feature, then the Transmit STS-3 TOH Processor block will perform an XOR operation of the contents of the B2 byte (within STS-1 Channel 0) and the contents of the “Transmit STS-3 Transport – Transmit B2 Bit Error Mask Register – Byte 0 (Address Location= 0x192B). The results of this calculation will be written back into the “B2 byte” position, within STS-1 Channel 0, prior to transmission to the remote terminal.</p> <p>0 – Configures the Transmit STS-3 TOH Processor block to NOT insert errors into the B2 byte, within STS-1 Channel 0.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to insert errors into the B2 byte, within STS-1 Channel 0.</p> <p>Note: <i>This bit-field is only valid if Bit 1 (B2 Error Insert), within the “Transmit STS-3 Transport – SONET Transmit Control Register – Byte 0 (Address Location= 0x1903) to “1”.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 137: Transmit STS-3 Transport – Transmit B2 Bit Error Mask Register – Byte 0 (Address Location= 0x192B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_B2_Error_Mask[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | Transmit_B2_Error_Mask[7:0] | R/W | <p>Transmit B2 Error Mask Byte:</p> <p>These READ/WRITE bit-fields permit the user to specify exact which bits, within the “selected” B2 byte (within the outbound STS-3 signal) will be erred.</p> <p>If the user configures the Transmit STS-3 TOH Processor block to transmit one or more erred B2 bytes, then the Transmit STS-3 TOH Processor block will perform an XOR operation of the contents of the B2 byte (within the “selected” STS-1 Channel) and the contents of this register. The results of this calculation will be written back into the “B2 byte” position within the “selected” STS-1 Channel, prior to transmission to the remote terminal.</p> <p>The user can select which STS-1 channels (within the outbound STS-3 signal) will contain the “erred” B2 byte, by writing the appropriate data into the “Transmit STS-3 Transport – Transmit B2 Byte Error Mask Register – Bytes 1 and 0 (Address Location= 0x1927).</p> <p>Note: This bit-field is only valid if Bit 1 (B2 Error Insert), within the “Transmit STS-3 Transport – SONET Transmit Control Register – Byte 0 (Address Location= 0x1903) to “1”.</p> |

Table 138: Transmit STS-3 Transport – K1K2 (APS) Value Register – Byte 1 (Address Location= 0x192E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_K2_Byte_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | Transmit_K2_Byte_Value[7:0] | R/W | <p>Transmit K2 Byte Value:</p> <p>If the appropriate “K1K2 Insert Method” is selected, then these READ/WRITE bit-fields will permit the user to specify the contents of the K2 byte, within the “outbound” STS-3 signal.</p> <p>If Bit 1 (K1K2 Insert Method) within the Transmit STS-3 Transport – SONET Transmit Control Register – Byte 1 (Address Location= 0x1902) is set to “1”, then the Transmit STS-3 TOH Processor block will load the contents of this register into the “K2” byte-field, within each outbound STS-3 frame.</p> <p>Note: These register bits are ignored if Bit 1 (K1K2 Insert Method) is set to “0”.</p> |

Table 139: Transmit STS-3 Transport – K1K2 (APS) Value Register – Byte 0 (Address Location= 0x192F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_K1_Byte_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | Transmit_K1_Byte_Value[7:0] | R/W | <p>Transmit K1 Byte Value:</p> <p>If the appropriate “K1K2 Insert Method” is selected, then these READ/WRITE bit-fields will permit the user to specify the contents of the K1 byte, within the “outbound” STS-3 signal.</p> <p>If Bit 1 (K1K2 Insert Method) within the Transmit STS-3 Transport – SONET Transmit Control Register – Byte 1 (Address Location= 0x1902) is set to “1”, then the Transmit STS-3 TOH Processor block will load the contents of this register into the “K1” byte-field, within each outbound STS-3 frame.</p> <p>Note: These register bits are ignored if Bit 1 (K1K2 Insert Method) is set to “0”.</p> |

Table 140: Transmit STS-3 Transport – RDI-L Control Register (Address Location= 0x1933)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-----------------------|---------------------------|-------------------------|-------------------------|
| Unused | | | | External RDI-L Enable | Transmit RDI-L upon AIS-L | Transmit RDI-L upon LOF | Transmit RDI-L upon LOS |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|---|
| 7 – 4 | Unused | R/O | |
| 3 | External RDI-L Enable | R/W | <p>External RDI-L Insertion Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3 TOH Processor to accept data via the “TxTOH” input pin, when transmitting the RDI-L indicator to the remote terminal equipment.</p> <p>0 – Configures the Transmit STS-3 TOH Processor block to internally generate the RDI-L indicator, when appropriate.</p> <p>1 – Configure the Transmit STS-3 TOH Processor block accept data via the “TxTOH” input pin, when transmitting the RDI-L indicator.</p> |
| 2 | Transmit RDI-L upon AIS-L | R/W | <p>Transmit Line Remote Defect Indicator (RDI-L) upon Detection of AIS-L:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3 TOH Processor block to automatically transmit a RDI-L indicator to the remote terminal anytime (and for the duration) that the corresponding Receive STS-3 TOH Processor is declaring the Line AIS (AIS-L) defect condition.</p> <p>0 – Configures the Transmit STS-3 TOH Processor block to NOT automatically transmit the RDI-L indicator, whenever (and for the duration that) the corresponding Receive STS-3 TOH Processor block is declaring the AIS-L defect condition.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to automatically transmit the RDI-L indicator, whenever (and for the duration that) the corresponding Receive STS-3 TOH Processor block declares the AIS-L defect condition.</p> |
| 1 | Transmit RDI-L upon LOF | R/W | <p>Transmit Line Remote Defect Indicator (RDI-L) upon Detection of LOF:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3 TOH Processor block to automatically transmit a RDI-L indicator to the remote terminal anytime (and for the duration) that the corresponding Receive STS-3 TOH Processor block is declaring the LOF defect.</p> <p>0 – Configures the Transmit STS-3 TOH Processor to NOT automatically transmit the RDI-L indicator, whenever the corresponding Receive STS-3 TOH Processor block declares the LOF defect.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to automatically transmit the RDI-L indicator, whenever (and for the duration that) the corresponding Receive STS-3 TOH Processor block declares the LOF defect.</p> |

| | | | |
|---|-------------------------|-----|--|
| 0 | Transmit RDI-L upon LOS | R/W | <p>Transmit Line Remote Defect Indicator (RDI-L) upon Detection of LOS:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3 TOH Processor block to automatically transmit the RDI-L indicator to the remote terminal anytime (and for the duration) that the corresponding Receive STS-3 TOH Processor block is declaring the LOS defect.</p> <p>0 – Configures the Transmit STS-3 TOH Processor block to NOT automatically transmit the RDI-L indicator, whenever the corresponding Receive STS-3 TOH Processor block declares the LOS defect.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to automatically transmit the RDI-L indicator, whenever (and for the duration that) the corresponding Receive STS-3 TOH Processor block declares the LOS defect.</p> |
|---|-------------------------|-----|--|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 141: Transmit STS-3 Transport – M0M1 Byte Value Register (Address Location= 0x1937)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_M0M1_Byte_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|--|
| 7 – 0 | Transmit_M0M1_Byte_Value [7:0] | R/W | <p>Transmit M0M1 Byte Value:</p> <p>If the appropriate “M0M1 Insert Method” is selected, then these READ/WRITE bit-fields will permit the user to specify the contents of the M0M1 byte, within the “outbound” STS-3 signal.</p> <p>If Bit 0 (M0M1 Insert Method – Bit 1) within the Transmit STS-3 Transport – SONET Transmit Control Register – Byte 1 (Address Location= 0x1902) and Bit 7 (M0M1 Insert Method – Bit 0) within the Transmit STS-3 Transport – SONET Transmit Control Register – Byte 0 (Address Location=0x1903) is set to “0, 1”, then the Transmit STS-3 TOH Processor block will load the contents of this register into the “M0M1” byte-field, within each outbound STS-3 frame.</p> <p>Note: These register bits are ignored if the M0M1 Insert Method[1:0] bits are set to any value other than “0, 1”.</p> |

Table 142: Transmit STS-3 Transport – S1 Byte Value Register (Address Location= 0x193B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_S1_Byte_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | Transmit_S1_Byte_Value[7:0] | R/W | <p>Transmit S1 Byte Value:</p> <p>If the appropriate “S1 Insert Method” is selected, then these READ/WRITE bit-fields will permit the user to specify the contents of the S1 byte, within the “outbound” STS-3 signal.</p> <p>If Bit 2 (S1 Insert Method) within the Transmit STS-3 Transport – SONET Transmit Control Register – Byte 1 (Address Location= 0x1902) is set to “1”, then the Transmit STS-3 TOH Processor block will load the contents of this register into the “S1” byte-field, within each outbound STS-3 frame.</p> <p>Note: These register bits are ignored if Bit 2 (S1 Insert Method) is set to “0”.</p> |

Table 143: Transmit STS-3 Transport – F1 Byte Value Register (Address Location= 0x193F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_F1_Byte_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | Transmit_F1_Byte_Value[7:0] | R/W | <p>Transmit F1 Byte Value:</p> <p>If the appropriate “F1 Insert Method” is selected, then these READ/WRITE bit-fields will permit the user to specify the contents of the F1 byte, within the “outbound” STS-3 signal.</p> <p>If Bit 3 (F1 Insert Method) within the Transmit STS-3 Transport – SONET Transmit Control Register – Byte 1 (Address Location= 0x1902) is set to “1”, then the Transmit STS-3 TOH Processor block will load the contents of this register into the “F1” byte-field, within each outbound STS-3 frame.</p> <p>Note: These register bits are ignored if Bit 3 (F1 Insert Method) is set to “0”.</p> |

Table 144: Transmit STS-3 Transport – E1 Byte Value Register (Address Location= 0x1943)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_E1_Byte_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | Transmit_E1_Byte_Value[7:0] | R/W | <p>Transmit E1 Byte Value:</p> <p>If the appropriate “E1 Insert Method” is selected, then these READ/WRITE bit-fields will permit the user to specify the contents of the E1 byte, within the “outbound” STS-3 signal.</p> <p>If Bit 4 (E1 Insert Method) within the Transmit STS-3 Transport – SONET Transmit Control Register – Byte 1 (Address Location= 0x1902) is set to “1”, then the Transmit STS-3 TOH Processor block will load the contents of this register into the “E1” byte-field, within each outbound STS-3 frame.</p> <p>Note: These register bits are ignored if Bit 4 (E1 Insert Method) is set to “0”.</p> |

Table 145: Transmit STS-3 Transport – E2 Byte Control Register (Address Location= 0x1944)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------|--------|-------|-------|-------|-------|-------|-------|
| Enable All STS-1s | Unused | | | | | | |
| R/W | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------|------|--|
| 7 | Enable All STS-1s | R/W | <p>Enable All STS-1s:</p> <p>This READ/WRITE bit-field permits the user to implement either of the following configurations options for software control of the E2 byte value, within the outbound STS-3 signal.</p> <p>0 – Configures the Transmit STS-3 TOH Processor block to read out the contents of the “Transmit STS-3 Transport – E2 Byte Value” register and load that value into the E2 byte (within STS-1 # 1) within the outbound STS-3 signal.</p> <p>1 – Configures the Transmit STS-3 TOH Processor block to read out the contents of the 3 “shadow” registers, and to load these values into the E2 byte positions, within each corresponding STS-1 signal; within the outbound STS-3 signal.</p> <p>Note: This register bit is ignored if Bit 5 (E2 Insert Method) within the “Transmit STS-3 Transport – SONET Transmit Control Register – Byte 1” (Address Location= 0x1902) is set to “0”.</p> |
| 6 - 0 | Unused | R/O | |

Table 146: Transmit STS-3 Transport – E2 Pointer Register (Address Location= 0x1946)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-----------------|-------|
| Unused | | | | | | E2_Pointer[1:0] | |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------|------|---|
| 7 – 2 | Unused | R/O | |
| 1 - 0 | E2_Pointer[1:0] | R/W | <p>E2 Pointer[3:0]:</p> <p>These READ/WRITE bit-fields permit the user to uniquely identify one of the 3 STS-1 E2 byte “shadow” registers, when performing read or write operations to these registers.</p> <p>If the user has set Bit 7 (Enable All STS-1s), within this register to “1”, then the contents of these four register bits, act as a pointer to a given “shadow” register. Once the user specifies this pointer value; then he/she completes the read or write operation (to or from the “shadow” register) by performing a read or write to the “Transmit STS-3 Transport – E2 Byte Value” register (Address Location= 0x1947).</p> <p>Valid “shadow” pointer values range from “0x00” to “0x02” (where the pointer value of “0x00” corresponds to the E2 “shadow” register, corresponding to STS-1 # 1; and so on).</p> <p>Note: This register bit is ignored if Bit 7 (Enable All STS-1s) is set to “1”; or if Bit 5 (E2 Insert Method) within the “Transmit STS-3 Transport – SONET Transmit Control Register – Byte 1” (Address Location= 0x1902) is set to “0”.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 147: Transmit STS-3 Transport – E2 Byte Value Register (Address Location=0x1947)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_E2_Byte_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | Transmit_E2_Byte_Value[7:0] | R/W | <p>Transmit E2 Byte Value:</p> <p>The exact function of these register bits depends upon whether Bit 7 (Enable All STS-1s) within the “Transmit STS-3 Transport – E2 Byte Control” Register (Address Location= 0x1944) has been set to “0” or “1”; as described below.</p> <p>If “Enable All STS-1s” is set to “0”</p> <p>If the appropriate “E2 Insert Method” is selected, then these READ/WRITE bit-fields will permit the user to specify the contents of the E2 byte, within the “outbound” STS-3 signal. More specifically, this value will be loaded into the E2 byte position, within STS-1 # 1 (within the outbound STS-3 signal).</p> <p>If Bit 5 (E2 Insert Method) within the Transmit STS-3 Transport – SONET Transmit Control Register – Byte 1 (Address Location= 0x1902) is set to “1”, then the Transmit STS-3 TOH Processor block will load the contents of this register into the “E2” byte-field, within each outbound STS-3 frame.</p> <p>If “Enable All STS-1s” is set to “1”</p> <p>In this mode, these register bit permit the user to have direct READ/WRITE access of the “STS-1 E2 Byte shadow” register; that is being pointed at by the “E2 Pointer[1:0]” value.</p> <p>These register bits are ignored if Bit 5 (E2 Insert Method) is set to “0”.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 148: Transmit STS-3 Transport – J0 Byte Value Register (Address Location= 0x194B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_J0_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|---|
| 7 – 0 | Transmit_J0_Value[7:0] | R/W | <p>Transmit J0 Value Byte:</p> <p>These READ/WRITE bits permit a user to specify the value of the J0 byte, that will be transmitted via the Transport Overhead, within the very next STS-3 Frame.</p> <p>Note: <i>This register is only valid if the Transmit STS-3 TOH Processor block is configured to read out the contents from this register and insert it into the J0 byte-field within each outbound STS-3 frame. The user accomplishes this by setting Bits 1 and 0 (J0_TYPE), within the Transmit STS-3 Transport – J0 Byte Control Register (Address Location= 0x194F) to “1, 0”.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 149: Transmit STS-3 Transport – Transmitter J0 Control Register (Address Location= 0x194F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|------------|-------|---------|-------|
| Unused | | | | MSG_LENGTH | | J0_TYPE | |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | | | | | | | |
|-----------------|---|------|---|-----------------|--|----|--|----|---|----------|---|----|---|
| 7 – 4 | Unused | R/O | | | | | | | | | | | |
| 3 – 2 | MSG_LENGTH[1:0] | R/W | <p>Message Length[1:0]: These two READ/WRITE bit-fields permit the user to specify the length of the message that is to be repetitively transmitted via the J0 byte, as depicted below.</p> <table border="1"> <thead> <tr> <th>MSG_LENGTH[1:0]</th> <th>Corresponding Message Length (Bytes)</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>1 Byte</td> </tr> <tr> <td>01</td> <td>16 Bytes</td> </tr> <tr> <td>10 or 11</td> <td>64 Bytes</td> </tr> </tbody> </table> | MSG_LENGTH[1:0] | Corresponding Message Length (Bytes) | 00 | 1 Byte | 01 | 16 Bytes | 10 or 11 | 64 Bytes | | |
| MSG_LENGTH[1:0] | Corresponding Message Length (Bytes) | | | | | | | | | | | | |
| 00 | 1 Byte | | | | | | | | | | | | |
| 01 | 16 Bytes | | | | | | | | | | | | |
| 10 or 11 | 64 Bytes | | | | | | | | | | | | |
| 1 – 0 | J0_TYPE[1:0] | R/W | <p>Transmit J0 Source[1:0]: These two READ/WRITE bit-fields permit the user to specify the source of the message that will be transported via the J0 byte/message, within the outbound STS-3 data-stream, as depicted below.</p> <table border="1"> <thead> <tr> <th>J0_TYPE[1:0]</th> <th>Corresponding Source of J0 Byte/Message.</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Automatically set the J0 Byte, in each “outbound” STS-3 frame to “0x01”.</td> </tr> <tr> <td>01</td> <td>The “Transmit Section Trace Message Buffer”. The “Transmit STS-3 Trace Buffer” Memory is located at Address Location 0x1B00 through 0x1B3F.</td> </tr> <tr> <td>10</td> <td>From the “Transmit J0 Value[7:0]” Register. In this setting, the Transmit STS-3 TOH Processor block will read out the contents of the “Transmit J0 Value[7:0]” Register (Address Location= 0x194B), and will insert this value into the J0 byte of each outbound STS-3 frame.</td> </tr> <tr> <td>11</td> <td>From the “TxTOH” Input pin (pin F8).</td> </tr> </tbody> </table> | J0_TYPE[1:0] | Corresponding Source of J0 Byte/Message. | 00 | Automatically set the J0 Byte, in each “outbound” STS-3 frame to “0x01”. | 01 | The “Transmit Section Trace Message Buffer”. The “Transmit STS-3 Trace Buffer” Memory is located at Address Location 0x1B00 through 0x1B3F. | 10 | From the “Transmit J0 Value[7:0]” Register. In this setting, the Transmit STS-3 TOH Processor block will read out the contents of the “Transmit J0 Value[7:0]” Register (Address Location= 0x194B), and will insert this value into the J0 byte of each outbound STS-3 frame. | 11 | From the “TxTOH” Input pin (pin F8). |
| J0_TYPE[1:0] | Corresponding Source of J0 Byte/Message. | | | | | | | | | | | | |
| 00 | Automatically set the J0 Byte, in each “outbound” STS-3 frame to “0x01”. | | | | | | | | | | | | |
| 01 | The “Transmit Section Trace Message Buffer”. The “Transmit STS-3 Trace Buffer” Memory is located at Address Location 0x1B00 through 0x1B3F. | | | | | | | | | | | | |
| 10 | From the “Transmit J0 Value[7:0]” Register. In this setting, the Transmit STS-3 TOH Processor block will read out the contents of the “Transmit J0 Value[7:0]” Register (Address Location= 0x194B), and will insert this value into the J0 byte of each outbound STS-3 frame. | | | | | | | | | | | | |
| 11 | From the “TxTOH” Input pin (pin F8). | | | | | | | | | | | | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 150: Transmit STS-3 Transport – Serial Port Control Register (Address Location= 0x1953)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|------------------------|-------|-------|-------|
| Unused | | | | TxTOH_CLOCK_SPEED[7:0] | | | |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 4 | Unused | R/O | |
| 3 - 0 | TxTOH_CLOCK_SPEED[7:0] | R/W | <p>TxTOHCik Output Clock Signal Speed:</p> <p>These READ/WRITE bit-fields permits the user to specify the frequency of the “TxTOHCik output clock signal.</p> <p>The formula that relates the contents of these register bits to the “TxTOHCik” frequency is presented below.</p> <p>$FREQ = 19.44 / [2 * (TxTOH_CLOCK_SPEED + 1)]$</p> <p>Note: For STS-3/STM-1 applications, the frequency of the TxTOHCik output signal must be in the range of 0.6075MHz to 9.72MHz</p> |

1.7 REDUNDANT RECEIVE STS-3 TOH PROCESSOR BLOCK

The register map for the Redundant Receive STS-3 TOH Processor Block is presented in the Table below. Additionally, a detailed description of each of the “Redundant Receive STS-3 TOH Processor” Block registers is presented below.

In order to provide some orientation for the reader, an illustration of the Functional Block Diagram for the XRT94L33, with the “Redundant Receive STS-3 TOH Processor Block “highlighted” is presented below in Figure 6

Figure 8: Illustration of the Functional Block Diagram of the XRT94L33, with the Redundant Receive STS-3 TOH Processor Block “High-lighted”.



1.7.1 REDUNDANT RECEIVE STS-3 TOH PROCESSOR BLOCK REGISTER

Table 151: Redundant Receive STS-3 TOH Processor Block Control Register – Address Map

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x00 – 0x02 | 0x1600 – 0x1702 | Reserved | |
| 0x03 | 0x1703 | Redundant Receive STS-3 Transport Control Register – Byte 0 | 0x00 |
| 0x04 – 0x05 | 0x1704 – 0x1705 | Reserved | 0x00 |
| 0x06 | 0x1706 | Redundant Receive STS-3 Transport Status Register – Byte 1 | 0x00 |
| 0x07 | 0x1707 | Redundant Receive STS-3 Transport Status Register – Byte 0 | 0x02 |
| 0x08 | 0x1708 | Reserved | 0x00 |
| 0x09 | 0x1709 | Redundant Receive STS-3 Transport Interrupt Status Register – Byte 2 | 0x00 |
| 0x0A | 0x170A | Redundant Receive STS-3 Transport Interrupt Status Register – Byte 1 | 0x00 |
| 0x0B | 0x170B | Redundant Receive STS-3 Transport Interrupt Status Register – Byte 0 | 0x00 |
| 0x0C | 0x170C | Reserved | 0x00 |
| 0x0D | 0x170D | Redundant Receive STS-3 Transport Interrupt Enable Register – Byte 2 | 0x00 |
| 0x0E | 0x170E | Redundant Receive STS-3 Transport Interrupt Enable Register – Byte 1 | 0x00 |
| 0x0F | 0x170F | Redundant Receive STS-3 Transport Interrupt Enable Register – Byte 0 | 0x00 |
| 0x10 | 0x1710 | Redundant Receive STS-3 Transport B1 Error Count – Byte 3 | 0x00 |
| 0x11 | 0x1711 | Redundant Receive STS-3 Transport B1 Error Count – Byte 2 | 0x00 |
| 0x12 | 0x1712 | Redundant Receive STS-3 Transport B1 Error Count – Byte 1 | 0x00 |
| 0x13 | 0x1713 | Redundant Receive STS-3 Transport B1 Error Count – Byte 0 | 0x00 |
| 0x14 | 0x1714 | Redundant Receive STS-3 Transport B2 Error Count – Byte 3 | 0x00 |
| 0x15 | 0x1715 | Redundant Receive STS-3 Transport B2 Error Count – Byte 2 | 0x00 |
| 0x16 | 0x1716 | Redundant Receive STS-3 Transport B2 Error Count – Byte 1 | 0x00 |

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x17 | 0x1717 | Redundant Receive STS-3 Transport B2 Error Count – Byte 0 | 0x00 |
| 0x18 | 0x1718 | Redundant Receive STS-3 Transport REI-L Error Count – Byte 3 | 0x00 |
| 0x19 | 0x1719 | Redundant Receive STS-3 Transport REI-L Error Count – Byte 2 | 0x00 |
| 0x1A | 0x171A | Redundant Receive STS-3 Transport REI-L Error Count – Byte 1 | 0x00 |
| 0x1B | 0x171B | Redundant Receive STS-3 Transport REI-L Error Count – Byte 0 | 0x00 |
| 0x1C | 0x171C | Reserved | 0x00 |
| 0x1D – 0x1E | 0x171D - 0x171E | Reserved | 0x00 |
| 0x1F | 0x171F | Redundant Receive STS-3 Transport K1 Byte Value | 0x00 |
| 0x20 – 0x22 | 0x1720 – 0x1722 | Reserved | 0x00 |
| 0x23 | 0x1723 | Redundant Receive STS-3 Transport K2 Byte Value | 0x00 |
| 0x24 – 0x26 | 0x1724 – 0x1726 | Reserved | 0x00 |
| 0x27 | 0x1727 | Redundant Receive STS-3 Transport S1 Byte Value | 0x00 |
| 0x28 – 0x2A | 0x1728 – 0x172A | Reserved | 0x00 |
| 0x2B | 0x172B | Redundant Receive STS-3 Transport – In-Sync Threshold Value | 0x00 |
| 0x2C, 0x2D | 0x172C, 0x172D | Reserved | 0x00 |
| 0x2E | 0x172E | Redundant Receive STS-3 Transport – LOS Threshold Value – MSB | 0xFF |
| 0x2F | 0x172F | Redundant Receive STS-3 Transport – LOS Threshold Value – LSB | 0xFF |
| 0x30 | 0x1730 | Reserved | 0x00 |
| 0x31 | 0x1731 | Redundant Receive STS-3 Transport – SF Set Monitor Interval – Byte 2 | 0x00 |
| 0x32 | 0x1732 | Redundant Receive STS-3 Transport – SF Set Monitor Interval – Byte 1 | 0x00 |
| 0x33 | 0x1733 | Redundant Receive STS-3 Transport – SF Set Monitor Interval – Byte 0 | 0x00 |
| 0x34, 0x35 | 0x1734 – 0x1735 | Reserved | 0x00 |
| 0x36 | 0x1736 | Redundant Receive STS-3 Transport – SF Set Threshold – Byte 1 | 0x00 |
| 0x37 | 0x1737 | Redundant Receive STS-3 Transport – SF Set Threshold – Byte 0 | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|---|----------------|
| 0x38, 0x39 | 0x1738, 0x1739 | Reserved | 0x00 |
| 0x3A | 0x173A | Redundant Receive STS-3 Transport – SF Clear Threshold – Byte 1 | 0x00 |
| 0x3B | 0x173B | Redundant Receive STS-3 Transport – SF Clear Threshold – Byte 0 | 0x00 |
| 0x3C | 0x173C | Reserved | 0x00 |
| 0x3D | 0x173D | Redundant Receive STS-3 Transport – SD Set Monitor Interval – Byte 2 | 0x00 |
| 0x3E | 0x173E | Redundant Receive STS-3 Transport – SD Set Monitor Interval – Byte 1 | 0x00 |
| 0x3F | 0x173F | Redundant Receive STS-3 Transport – SD Set Monitor Interval – Byte 0 | 0x00 |
| 0x40, 0x41 | 0x1740, 0x1741 | Reserved | 0x00 |
| 0x42 | 0x1742 | Redundant Receive STS-3 Transport – SD Set Threshold – Byte 1 | 0x00 |
| 0x43 | 0x1743 | Redundant Receive STS-3 Transport – SD Set Threshold – Byte 0 | 0x00 |
| 0x44, 0x45 | 0x1744, 0x1745 | Reserved | 0x00 |
| 0x46 | 0x1746 | Redundant Receive STS-3 Transport – SD Clear Threshold – Byte 1 | 0x00 |
| 0x47 | 0x1747 | Redundant Receive STS-3 Transport – SD Clear Threshold – Byte 0 | 0x00 |
| 0x48 – 0x4A | 0x1748 – 0x174A | Reserved | 0x00 |
| 0x4B | 0x174B | Redundant Receive STS-3 Transport – Force SEF Condition | 0x00 |
| 0x4C, 0x4E | 0x174C, 0x174E | Reserved | 0x00 |
| 0x4F | 0x174F | Redundant Receive STS-3 Transport – Receive J0 Trace Buffer Control | 0x00 |
| 0x50, 0x51 | 0x1750, 0x1751 | Reserved | 0x00 |
| 0x52 | 0x1752 | Redundant Receive STS-3 Transport – SD Burst Error Count Tolerance – Byte 1 | 0x00 |
| 0x53 | 0x1753 | Redundant Receive STS-3 Transport – SD Burst Error Count Tolerance – Byte 0 | 0x00 |
| 0x54, 0x55 | 0x1754, 0x1755 | Reserved | 0x00 |
| 0x56 | 0x1756 | Redundant Receive STS-3 Transport – SF Burst Error Count Tolerance – Byte 1 | 0x00 |
| 0x57 | 0x1757 | Redundant Receive STS-3 Transport – SF Burst Error Count Tolerance – Byte 0 | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x58 | 0x1758 | Reserved | 0x00 |
| 0x59 | 0x1759 | Redundant Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 2 | 0xFF |
| 0x5A | 0x175A | Redundant Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 1 | 0xFF |
| 0x5B | 0x175B | Redundant Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 0 | 0xFF |
| 0x5C | 0x175C | Reserved | 0x00 |
| 0x5D | 0x175D | Redundant Receive STS-3 Transport – Receive SF Clear Monitor Interval – Byte 2 | 0xFF |
| 0x5E | 0x175E | Redundant Receive STS-3 Transport – Receive SF Clear Monitor Interval – Byte 1 | 0xFF |
| 0x5F | 0x175F | Redundant Receive STS-3 Transport – Receive SF Clear Monitor – Byte 0 | 0xFF |
| 0x60 – 0x62 | 0x1760 – 0x1762 | Reserved | 0x00 |
| 0x63 | 0x1763 | Redundant Receive STS-3 Transport – Auto AIS Control Register | 0x00 |
| 0x64 – 0x66 | 0x1764 – 0x1766 | Reserved | 0x00 |
| 0x67 | 0x1767 | Redundant Receive STS-3 Transport – Serial Port Control Register | 0x00 |
| 0x68 – 0x6A | 0x1768 – 0x176A | Reserved | 0x00 |
| 0x6B | 0x176B | Redundant Receive STS-3 Transport – Auto AIS (in Downstream STS-1s) Control Register | 0x00 |
| 0x6C – 0x79 | 0x176C – 0x1779 | Reserved | 0x00 |
| 0x7A | 0x117A | Redundant Receive STS-3 Transport – TOH Capture Indirect Address | 0x00 |
| 0x7B | 0x117B | Redundant Receive STS-3 Transport – TOH Capture Indirect Address | 0x00 |
| 0x7C | 0x117C | Redundant Receive STS-3 Transport – TOH Capture Indirect Data | 0x00 |
| 0x7D | 0x117D | Redundant Receive STS-3 Transport – TOH Capture Indirect Data | 0x00 |
| 0x7E | 0x117E | Redundant Receive STS-3 Transport – TOH Capture Indirect Data | 0x00 |
| 0x7F | 0x117F | Redundant Receive STS-3 Transport – TOH Capture Indirect Data | 0x00 |
| 0x80 – 0xFF | 0x1780 – 0x17FF | Reserved | 0x00 |

1.7.2 REDUNDANT RECEIVE STS-3 TOH PROCESSOR BLOCK REGISTER DESCRIPTION

Table 152: Redundant Receive STS-3 Transport Control Register – Byte 0 (Address Location= 0x1703)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------|------------------|------------------|--------------------|------------|------------------|---------------|---------------|
| STS-N OH Extract | SF Detect Enable | SD Detect Enable | Descramble Disable | SDH/SONET* | REI-L Error Type | B2 Error Type | B1 Error Type |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|---|
| 7 | STS-N OH Extract | R/W | <p>STS-N Overhead Extract (Revision C Silicon Only):</p> <p>This READ/WRITE bit-field permits the user to configure the RxTOH output port to output the TOH for all lower-tributary STS-1s within the incoming STS-3 signal.</p> <p>0 – Disables this feature. In this mode, the RxTOH output port will only output the TOH for the first STS-1 within the incoming STS-3 signal.</p> <p>1 – Enables this feature.</p> |
| 6 | SF Detect Enable | R/W | <p>Signal Failure (SF) Detect Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable SF Detection by the Redundant Receive STS-3 TOH Processor Block.</p> <p>0 – SF Detection is disabled.</p> <p>1 – SF Detection is enabled:</p> |
| 5 | SD Detect Enable | R/W | <p>Signal Degrade (SD) Detect Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable SD Detection by the Redundant Receive STS-3 TOH Processor Block.</p> <p>0 – SD Detection is disabled.</p> <p>1 – SD Detection is enabled.</p> |
| 4 | Descramble Disable | R/W | <p>De-Scramble Disable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable de-scrambling by the Redundant Receive STS-3 TOH Processor block.</p> <p>0 – De-Scrambling is enabled.</p> <p>1 – De-Scrambling is disabled.</p> |
| 3 | SDH/SONET* | R/W | <p>SDH/SONET Select:</p> <p>This READ/WRITE bit-field permits the user to configure the Redundant Receiver to operate in either the SONET or SDH Mode.</p> <p>0 – Configures the Redundant Receiver to operate in the SONET Mode.</p> <p>1 – Configures the Redundant Receiver to operate in the SDH Mode.</p> |
| 2 | REI-L Error Type | R/W | <p>REI-L (Line – Remote Error Indicator) Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Redundant Receive Transport REI-L Error Count” register is incremented.</p> <p>0 – Configures the Redundant Receive STS-3 TOH Processor block to count REI-L Bit Errors.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---------------|-----|--|
| | | | <p>In this case the “Redundant Receive Transport REI-L Error Count” register will be incremented by the value of the lower nibble within the M0/M1 byte.</p> <p>1 – Configures the Redundant Receive STS-3 TOH Processor block to count REI-L Frame Errors.</p> <p>In this case the “Redundant Receive Transport REI-L Error Count” register will be incremented each time the STS-3 Redundant Receiver receives a “non-zero” M0/M1 byte.</p> |
| 1 | B2 Error Type | R/W | <p>B2 Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Redundant Receive Transport B2 Error Count” register is incremented.</p> <p>0 – Configures the Redundant Receive STS-3 TOH Processor block to count B2 bit errors.</p> <p>In this case, the “Redundant Receive Transport B2 Error Count” register will be incremented by the number of bits, within the B2 value, that is in error.</p> <p>1 – Configures the Redundant Receive STS-3 TOH Processor block to count B2 frame errors.</p> <p>In this case, the “Redundant Receive Transport B2 Error Count” register will be incremented by the number of erred STS-3 frames.</p> |
| 0 | B1 Error Type | R/W | <p>B1 Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Redundant Receive Transport B1 Error Count” register is incremented.</p> <p>0 – Configures the Redundant Receive STS-3 TOH Processor block to count B1 bit errors.</p> <p>In this case, the “Redundant Receive Transport B1 Error Count” register will be incremented by the number of bits, within the B1 value, that is in error.</p> <p>1 – Configures the Redundant Receive STS-3 TOH Processor block to count B2 bit errors.</p> <p>In this case, the “Redundant Receive Transport B1 Error Count” register will be incremented by the number of erred STS-3 frames.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 153: Redundant Receive STS-3 Transport Status Register – Byte 1 (Address Location= 0x1706)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------------------------------------|-------------------------------------|-----------------------|
| Unused | | | | | J0 Message Mismatch Defect Declared | J0 Message Unstable Defect Declared | AIS_L Defect Declared |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------------|------|---|
| 7 – 3 | Unused | R/O | |
| 2 | J0 Message Mismatch Defect Declared | R/O | <p>J0 – Section Trace Mismatch Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Redundant Receive STS-3 TOH Processor block is currently declaring the Section Trace Mismatch condition. The Redundant Receive STS-3 TOH Processor block will declare a J0 (Section Trace) Mismatch condition, whenever it accepts a J0 Message that differs from the “Expected J0 Message”.</p> <p>0 – Section Trace Mismatch Condition is NOT declared. 1 – Section Trace Mismatch Condition is currently declared.</p> |
| 1 | J0 Message Unstable Defect Declared | R/O | <p>J0 – Section Trace Unstable Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Redundant Receive STS-3 TOH Processor block is currently declaring the Section Trace Instability condition. The Redundant Receive STS-3 TOH Processor block will declare a J0 (Section Trace) Unstable condition, whenever the “J0 Unstable” counter reaches the value 8. The “J0 Unstable” counter will be incremented for each time that it receives a J0 message that differs from the “Expected J0 Message”. The “J0 Unstable” counter is cleared to “0” whenever the Redundant Receive STS-3 TOH Processor block has received a given J0 Message 3 (or 5) consecutive times.</p> <p>Note: Receiving a given J0 Message 3 (or 5) consecutive times also sets this bit-field to “0”.</p> <p>0 – Section Trace Instability condition is NOT declared. 1 – Section Trace Instability condition is currently declared.</p> |
| 0 | AIS_L Defect Declared | R/O | <p>AIS-L (Line AIS) State:</p> <p>This READ-ONLY bit-field indicates whether or not the Redundant Receive STS-3 TOH Processor block is currently detecting an AIS-L (Line AIS) pattern in the incoming STS-3 data stream. AIS-L is declared if bits 6, 7 and 8 (e.g., the Least Significant Bits, within the K2 byte) value the value “1, 1, 1” for five consecutive STS-1 frames.</p> <p>0 – AIS-L is NOT currently declared. 1 – AIS-L is currently being declared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 154: Redundant Receive STS-3 Transport Status Register – Byte 0 (Address Location= 0x1707)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|----------------------------------|----------------------------|--------------------|--------------------|---------------------|---------------------|---------------------|
| RDI-L Defect Declared | S1 Byte Unstable Defect Declared | (K1, K2) APS Byte Unstable | SF Defect Declared | SD Defect Declared | LOF Defect Declared | SEF Defect Declared | LOS Defect Declared |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------------|------|--|
| 7 | RDI-L Defect Declared | R/O | <p>RDI-L (Line Remote Defect Indicator) Defect Declared:</p> <p>This READ-ONLY bit-field indicates whether or not the Redundant Receive STS-3 TOH Processor block is currently declaring a Line-Remote Defect Indicator (RDI-L), in the incoming STS-3 signal. RDI-L is declared when bits 6, 7 and 8 (e.g., the three least significant bits) of the K2 byte contains the “1, 1, 0” pattern in 5 consecutive STS-3 frames.</p> <p>0 – RDI-L is NOT being declared. 1 – RDI-L is currently being declared.</p> |
| 6 | S1 Byte Unstable Defect Declared | R/O | <p>S1 Byte Unstable Defect Declared Condition:</p> <p>This READ-ONLY bit-field indicates whether or not the Redundant Receive STS-3 TOH Processor block is currently declaring the “S1 Byte Instability” condition. The Redundant Receive STS-3 TOH Processor block will declare an “S1 Byte Instability” condition whenever the “S1 Byte Unstable Counter” reaches the value 32. The “S1 Byte Unstable Counter” is incremented for each time that the Redundant Receive STS-3 TOH Processor block receives an S1 byte that differs from the previously received S1 byte. The “S1 Byte Unstable Counter” is cleared to “0” when the same S1 byte is received for 8 consecutive STS-3 frames.</p> <p>Note: Receiving a given S1 byte, in 8 consecutive STS-3 frames also sets this bit-field to “0”.</p> <p>0 – S1 Instability Condition is NOT declared. 1 – S1 Instability Condition is currently declared.</p> |
| 5 | (K1, K2) APS Byte Unstable | R/O | <p>APS (K1, K2 Byte) Unstable Condition:</p> <p>This READ-ONLY bit-field indicates whether or not the Redundant Receive STS-3 TOH Processor block is currently declaring the “K1, K2 Byte Unstable” condition. The Redundant Receive STS-3 TOH Processor block will declare a “K1, K2 Byte Unstable” condition whenever the Redundant Receive STS-3 TOH Processor block fails to receive the same set of K1, K2 bytes, in 12 consecutive STS-3 frames. The “K1, K2 Byte Unstable” condition is cleared whenever the Redundant Receive STS-3 TOH Processor block receives a given set of K1, K2 byte values in three consecutive STS-3 frames.</p> <p>0 – K1, K2 Unstable Condition is NOT currently declared. 1 – K1, K2 Unstable Condition is currently declared.</p> |
| 4 | SF Defect Declared | R/O | <p>SF (Signal Failure) Defect Declared:</p> <p>This READ-ONLY bit-field indicates whether or not the Redundant Receive STS-3 TOH Processor block is currently declaring the SF defect. The SF defect is declared when the number of B2 errors observed over a given time interval exceeds a certain threshold.</p> <p>0 – SF Defect is NOT being declared.</p> <p>This bit is set to “0” when the number of B2 errors (accumulated over a given</p> |

| | | | |
|---|---------------------|-----|---|
| | | | <p>interval of time) does not exceed the “SF Declaration” threshold.</p> <p>1 – SF Defect is being declared.</p> <p>This bit is set to “1” when the number of B2 errors (accumulated over a given interval of time) does exceed the “SF Declaration” threshold.</p> |
| 3 | SD Defect Declared | R/O | <p>SD (Signal Degrade) Defect Declared:</p> <p>This READ-ONLY bit-field indicates whether or not the Redundant Receive STS-3 TOH Processor block is currently declaring the SD defect. The SD defect is declared when the number of B2 errors observed over a given time interval exceeds a certain threshold.</p> <p>0 – SD Defect is NOT being declared.</p> <p>This bit is set to “0” when the number of B2 errors (accumulated over a given interval of time) does not exceed the “SD Declaration” threshold.</p> <p>1 – SD Defect is being declared.</p> <p>This bit is set to “1” when the number of B2 errors (accumulated over a given interval of time) does exceed the “SD Declaration” threshold.</p> |
| 2 | LOF Defect Declared | R/O | <p>LOF (Loss of Frame) Defect Declared:</p> <p>This READ-ONLY bit-field indicates whether or not the Redundant Receive STS-3 TOH Processor block is currently declaring an LOF defect condition. The Redundant Receive STS-3 TOH Processor block will declare an LOF defect condition, if continues to declare the SEF (Severely Errored Frame) condition for 3ms (or 24 SONET frame periods).</p> <p>0 – LOF is NOT being declared.</p> <p>1 – LOF is currently being declared.</p> |
| 1 | SEF Defect Declared | R/O | <p>SEF (Severely Errored Frame) Defect Declared:</p> <p>This READ-ONLY bit-field indicates whether or not the Redundant Receive STS-3 TOH Processor block is currently declaring an SEF condition. The SEF condition is declared, if the “SEF Declaration Criteria”; per the settings of the FRPATOUT[1:0] bits, within the Redundant Receive STS-3 Transport – In-Sync Threshold Value Register (Address Location= 0x172B).</p> <p>0 – SEF condition is NOT being declared.</p> <p>1 – SEF condition is currently being declared.</p> |
| 0 | LOS Defect Declared | R/O | <p>LOS (Loss of Signal) Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Redundant Receive STS-3 TOH Processor block is currently declaring an LOS (Loss of Signal) defect condition. The Redundant Receive STS-3 TOH Processor block will declare an LOS defect condition if it detects “LOS_THRESHOLD[15:0]” consecutive “All Zero” bytes in the incoming STS-3 data stream.</p> <p>Note: <i>The user can set the “LOS_THRESHOLD[15:0]” value by writing the appropriate data into the “Redundant Receive STS-3 Transport – LOS Threshold Value” Register (Address Location= 0x172E and 0x172F).</i></p> <p>0 – Indicates that the Redundant Receive STS-3 TOH Processor block is NOT currently declaring an LOS defect condition.</p> <p>1 – Indicates that the Redundant Receive STS-3 TOH Processor block is currently declaring an LOS defect condition.</p> |

Table 155: Redundant Receive STS-3 Transport Interrupt Status Register – Byte 2 (Address Location= 0x1709)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|--|--|
| Unused | | | | | | Change of AIS-L Condition Interrupt Status | Change of RDI-L Condition Interrupt Status |
| R/O | R/O | R/O | R/O | R/O | R/O | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 - 2 | Unused | R/O | |
| 1 | Change of AIS-L Condition Interrupt Status | RUR | <p>Change of AIS-L (Line AIS) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of AIS-L Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of AIS-L Condition” interrupt has not occurred since the last read of this register.</p> <p>1 – The “Change of AIS-L Condition” interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the current state of AIS-L by reading the contents of Bit 0 (AIS-L Defect Declared) within the “Redundant Receive STS-3 Transport Status Register – Byte 1” (Address Location= 0x1706).</p> |
| 0 | Change of RDI-L Condition Interrupt Status | RUR | <p>Change of RDI-L (Line - Remote Defect Indicator) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of RDI-L Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of RDI-L Condition” interrupt has not occurred since the last read of this register.</p> <p>1 – The “Change of RDI-L Condition” interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the current state of RDI-L by reading out the state of Bit 7 (RDI-L Declared) within the “Redundant Receive STS-3 Transport Status Register – Byte 0” (Address Location = 0x1707).</p> |

Table 156: Redundant Receive STS-3 Transport Interrupt Status Register – Byte 1 (Address Location= 0x170A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|--|--|---------------------------------|--|---------------------------------------|--|--------------------------------|
| New S1 Byte Interrupt Status | Change in S1 Unstable State Interrupt Status | Change in J0 Message Unstable State Interrupt Status | New J0 Message Interrupt Status | Change in J0 Mismatch Condition Interrupt Status | Receive TOH CAP DONE Interrupt Status | Change in (K1, K2) APS Bytes Unstable State Interrupt Status | NEW K1K2 Byte Interrupt Status |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 | New S1 Byte Value Interrupt Status | RUR | <p>New S1 Byte Value Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “New S1 Byte Value” Interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “New S1 Byte Value” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “New S1 Byte Value” interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the value for this most recently accepted value of the S1 byte by reading the “Redundant Receive STS-3 Transport S1 Value” register (Address Location= 0x1727).</p> |
| 6 | Change in S1 Byte Unstable State Interrupt Status | RUR | <p>Change in S1 Byte Unstable State – Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in S1 Byte Unstable State” Interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change in S1 Byte Unstable State” Interrupt has occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in S1 Byte Unstable State” Interrupt has not occurred since the last read of this register.</p> <p>Note: The user can obtain the current “S1 Unstable” state by reading the contents of Bit 6 (S1 Unstable) within the “Redundant Receive STS-3 Transport Status Register – Byte 0” (Address Location= 0x1707).</p> |
| 5 | Change in J0 Message Unstable State Interrupt Status | RUR | <p>Change of J0 (Section Trace) Message Unstable condition – Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of J0 (Section Trace) Message Instability” condition interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change of J0 (Section Trace) Message Instability” condition interrupt has not occurred since the last read of this register.</p> <p>1 – Indicates that the “Change of J0 (Section Trace) Message Instability” condition interrupt has occurred since the last read of this register.</p> |
| 4 | New J0 Message Interrupt Status | RUR | <p>New J0 Trace Message Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “New J0 Trace Message” interrupt has occurred since the last read of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--|-----|---|
| | | | <p>0 – Indicates that the “New J0 Trace Message Interrupt” has not occurred since the last read of this register.</p> <p>1 – Indicates that the “New J0 Trace Message Interrupt” has occurred since the last read of this register.</p> <p>Note: <i>The user can read out the contents of the “Receive J0 Trace Buffer”, which is located at Address location 0x1300 through 0x133F.</i></p> |
| 3 | Change in J0 Mismatch Condition Interrupt Status | RUR | <p>Change in J0 – Section Trace Mismatch Condition” Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in J0 – Section Trace Mismatch Condition” interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change in J0 – Section Trace Mismatch Condition” interrupt has not occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in J0 – Section Trace Mismatch Condition” interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine whether the “J0 – Section Trace Mismatch” condition is “cleared” or “declared” by reading the state of Bit 2 (J0_MIS) within the “Redundant Receive STS-3 Transport Status Register – Byte 1 (Address Location= 0x1706).</i></p> |
| 2 | Receive TOH CAP DONE Interrupt Status | RUR | <p>Receive TOH Capture DONE – Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether the “Receive TOH Data Capture” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Redundant Receive STS-3 TOH Processor block will generate an interrupt anytime it has captured the last TOH byte into the Capture Buffer.</p> <p>Note: <i>Once the TOH (of a given STS-3 frame) has been captured and loaded into the “Receive TOH Capture” buffer, it will remain there for one SONET frame period.</i></p> <p>0 – Indicates that the “Receive TOH Data Capture” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Receive TOH Data Capture” Interrupt has occurred since the last read of this register.</p> |
| 1 | Change in APS (K1, K2 Byte) Unstable Status Interrupt Status | RUR | <p>Change of APS (K1, K2 Byte) Unstable Condition – Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of APS (K1, K2 Byte) Instability Condition” interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change of APS (K1, K2 Byte) Instability Condition” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change of APS (K1, K2 Byte) Instability Condition” interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine whether the “K1, K2 Unstable Condition” is being declared or cleared by reading out the contents of Bit 5 (APS Unstable), within the “Redundant Receive STS-3 Transport Status Register – Byte 0” (Address Location = 0x1707).</i></p> |
| 0 | NEW K1K2 Byte Interrupt Status | RUR | <p>New K1, K2 Byte Value Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “New K1, K2 Byte Value” Interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “New K1, K2 Byte Value” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “New K1, K2 Byte Value” Interrupt has occurred since</p> |

| | | | |
|--|--|--|---|
| | | | <p>the last read of this register.</p> <p>Note: <i>The user can obtain the contents of the new K1 byte by reading out the contents of the “Redundant Receive STS-3 Transport K1 Value” Register (Address Location= 0x171F). Further, the user can also obtain the contents of the new K2 byte by reading out the contents of the “Redundant Receive STS-3 Transport K2 Value” Register (Address Location= 0x1723).</i></p> |
|--|--|--|---|

Table 157: Redundant Receive STS-3 Transport Interrupt Status Register – Byte 0 (Address Location= 0x170B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|---|---|--|--|--|--|--|
| Change in SF Condition Interrupt Status | Change in SD Condition Interrupt Status | Detection of REI-L Error Interrupt Status | Detection of B2 Error Interrupt Status | Detection of B1 Error Interrupt Status | Change of LOF Condition Interrupt Status | Change of SEF Condition Interrupt Status | Change of LOS Condition Interrupt Status |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | Change in SF Condition Interrupt Status | RUR | <p>Change of Signal Failure (SF) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of SF Condition Interrupt” has occurred since the last read of this register.</p> <p>0 - The “Change of SF Condition Interrupt” has NOT occurred since the last read of this register.</p> <p>1 – The “Change of SF Condition Interrupt” has occurred since the last read of this register.</p> <p>Note: The user can determine the current “SF” condition by reading out the state of Bit 4 (SF Declared) within the “Redundant Receive STS-3 Transport Status Register – Byte 0 (Address Location= 0x1707).</p> |
| 6 | Change of SD Condition Interrupt Status | RUR | <p>Change of Signal Degrade (SD) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of SD Condition Interrupt” has occurred since the last read of this register.</p> <p>0 - The “Change of SD Condition Interrupt” has NOT occurred since the last read of this register.</p> <p>1 – The “Change of SD Condition Interrupt” has occurred since the last read of this register.</p> <p>Note: The user can determine the current “SD” condition by reading out the state of Bit 3 (SD Declared) within the “Redundant Receive STS-3 Transport Status Register – Byte 0 (Address Location= 0x1707).</p> |
| 5 | Detection of REI-L Interrupt Status | RUR | <p>Detection of Line – Remote Error Indicator Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Declaration of Line – Remote Error Indicator” Interrupt has occurred since the last read of this register.</p> <p>0 - The “Declaration of Line – Remote Error Indicator” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Declaration of Line – Remote Error Indicator” Interrupt has occurred since the last read of this register.</p> |
| 4 | Detection of B2 Error Interrupt Status | RUR | <p>Detection of B2 Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of B2 Error Interrupt” has occurred since the last read of this register.</p> <p>0 - The “Detection of B2 Error Interrupt” has NOT occurred since the last read of this register.</p> <p>1 – The “Detection of B2 Error Interrupt” has occurred since the last read of</p> |

| | | | |
|---|--|-----|--|
| | | | this register. |
| 3 | Detection of B1 Error Interrupt Status | RUR | <p>Detection of B1 Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of B1 Error Interrupt” has occurred since the last read of this register.</p> <p>0 - The “Detection of B1 Error Interrupt” has NOT occurred since the last read of this register.</p> <p>1 – The “Detection of B1 Error Interrupt” has occurred since the last read of this register</p> |
| 2 | Change of LOF Interrupt Status | RUR | <p>Change of Loss of Frame (LOF) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of LOF Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of LOF Condition” interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Change of LOF Condition” interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current “LOF” condition by reading out the state of Bit 2 (LOF Defect Declared) within the “Redundant Receive STS-3 Transport Status Register – Byte 0 (Address Location= 0x1707).</i></p> |
| 1 | Change of SEF Condition Interrupt Status | RUR | <p>Change of SEF Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of SEF” Condition Interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of SEF Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Change of SEF Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current “SEF” condition by reading out the state of Bit 1 (SEF Defect Declared) within the “Redundant Receive STS-3 Transport Status Register – Byte 0 (Address Location= 0x1707).</i></p> |
| 0 | Change of LOS Condition Interrupt Status | RUR | <p>Change of Loss of Signal (LOS) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of LOS Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of LOS Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Change of LOS Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current “LOS” status by reading out the contents of Bit 0 (LOS Defect Declared) within the Redundant Receive STS-3 Transport Status Register – Byte 0 (Address Location= 0x1707).</i></p> |

Table 158: Redundant Receive STS-3 Transport Interrupt Enable Register – Byte 2 (Address Location= 0x170D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|--|--|
| Unused | | | | | | Change of AIS-L Condition Interrupt Enable | Change of RDI-L Condition Interrupt Enable |
| R/O | R/O | R/O | R/O | R/O | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 2 | Unused | R/O | |
| 1 | Change of AIS-L Condition Interrupt Enable | R/W | <p>Change of AIS-L (Line AIS) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of AIS-L Condition” interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Redundant Receive STS-3 TOH Processor block declares the “AIS-L” condition. • When the Redundant Receive STS-3 TOH Processor block clears the “AIS-L” condition. <p>0 – Disables the “Change of AIS-L Condition” Interrupt. 1 – Enables the “Change of AIS-L Condition” Interrupt.</p> <p>Note: The user can determine the current “AIS-L” condition by reading out the state of Bit 0 (AIS-L) within the “Redundant Receive STS-3 Transport Status Register – Byte 1” (Address Location= 0x1706).</p> |
| 0 | Change of RDI-L Condition Interrupt Enable | R/W | <p>Change of RDI-L (Line Remote Defect Indicator) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of RDI-L Condition” interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Redundant Receive STS-3 TOH Processor block declares the “RDI-L” condition. • When the Redundant Receive STS-3 TOH Processor block clears the “RDI-L” condition. <p>0 – Disables the “Change of RDI-L Condition” Interrupt. 1 – Enables the “Change of RDI-L Condition” Interrupt.</p> |

Table 159: Redundant Receive STS-3 Transport Interrupt Enable Register – Byte 1 (Address Location= 0x170E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|---|--|---------------------------------|------------------------------|---------------------------------------|---|--------------------------------|
| New S1 Byte Interrupt Enable | Change in S1 Byte Unstable State Interrupt Enable | Change in J0 Message Unstable State Interrupt Enable | New J0 Message Interrupt Enable | J0 Mismatch Interrupt Enable | Receive TOH CAP DONE Interrupt Enable | Change in APS Unstable State Interrupt Enable | NEW K1K2 Byte Interrupt Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 | New S1 Byte Value Interrupt Enable | R/W | <p>New S1 Byte Value Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the “New S1 Byte Value” Interrupt. If the user enables this interrupt, then the Redundant Receive STS-3 TOH Processor block will generate this interrupt anytime it receives and accepts a new S1 byte value. The Redundant Receive STS-3 TOH Processor block will accept a new S1 byte after it has received it for 8 consecutive STS-3 frames.</p> <p>0 – Disables the “New S1 Byte Value” Interrupt. 1 – Enables the “New S1 Byte Value” Interrupt.</p> |
| 6 | Change in S1 Unstable State Interrupt Enable | R/W | <p>Change in S1 Byte Unstable State Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in S1 Byte Unstable State” Interrupt. If the user enables this bit-field, then the Redundant Receive STS-3 TOH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> When the Redundant Receive STS-3 TOH Processor block declares the “S1 Byte Instability” condition. When the Redundant Receive STS-3 TOH Processor block clears the “S1 Byte Instability” condition. <p>0 – Disables the “Change in S1 Byte Unstable State” Interrupt. 1 – Enables the “Change in S1 Byte Unstable State” Interrupt.</p> |
| 5 | Change in J0 Message Unstable State Interrupt Enable | R/W | <p>Change of J0 (Section Trace) Message Instability condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of J0 Message Instability Condition” Interrupt. If the user enables this interrupt, then the Redundant Receive STS-3 TOH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> Whenever the Redundant Receive STS-3 TOH Processor block declares the “J0 Message Instability” condition. Whenever the Redundant Receive STS-3 TOH Processor block clears the “J0 Message Instability” condition. <p>0 – Disable the “Change of J0 Message Instability” Interrupt. 1 – Enables the “Change of J0 Message Instability” Interrupt.</p> |
| 4 | New J0 Message | R/W | <p>New J0 Trace Message Interrupt Enable:</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---|-----|--|
| | Interrupt Enable | | <p>This READ/WRITE bit-field permits the user to enable or disable the “New J0 Trace Message” interrupt. If the user enables this interrupt, then the Redundant Receive STS-3 TOH Processor block will generate this interrupt anytime it receives and accepts a new J0 Trace Message. The Redundant Receive STS-3 TOH Processor block will accept a new J0 Trace Message after it has received it 3 (or 5) consecutive times.</p> <p>0 – Disables the “New J0 Trace Message” Interrupt. 1 – Enables the “New J0 Trace Message” Interrupt.</p> |
| 3 | J0 Mismatch Interrupt Enable | R/W | <p>Change in “J0 – Section Trace Mismatch Condition” interrupt enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in J0 – Section Trace Mismatch condition” interrupt. If the user enables this interrupt, then the Redundant Receive STS-3 TOH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • The Redundant Receive STS-3 TOH Processor block declares a “J0 – Section Trace Mismatch” condition. • The Redundant Receive STS-3 TOH Processor block clears the “J0 – Section Trace Mismatch” condition. <p>Note: The user can determine whether the “J0 – Section Trace Mismatch” condition is “cleared or “declared” by reading the state of Bit 2 (J0 Message Mismatch Defect Declared) within the “Redundant Receive STS-3 Transport Status Register – Byte 1 (Address Location= 0x1706).</p> |
| 2 | Receive TOH CAP DONE Interrupt Enable | R/W | <p>Receive TOH Capture DONE – Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Receive TOH Data Capture” interrupt, within the Redundant Receive STS-3 TOH Processor Block.</p> <p>If this interrupt is enabled, then the Redundant Receive STS-3 TOH Processor block will generate an interrupt anytime it has captured the last TOH byte into the Capture Buffer.</p> <p>Note: Once the TOH (of a given STS-3 frame) has been captured and loaded into the “Receive TOH Capture” buffer, it will remain there for one SONET frame period.</p> <p>0 – Disables the “Receive TOH Capture” Interrupt. 1 – Enables the “Receive TOH Capture” Interrupt.</p> |
| 1 | Change in APS Unstable State Interrupt Enable | R/W | <p>Change of APS (K1, K2 Byte) Instability Condition - Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of APS (K1, K2 Byte) Instability condition” interrupt. If the user enables this interrupt, then the Redundant Receive STS-3 TOH Processor block will generate an Interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • If the Redundant Receive STS-3 TOH Processor block declares a “K1, K2 Instability” condition. • If the Redundant Receive STS-3 TOH Processor block clears the “K1, K2 Instability” condition. |
| 0 | New K1K2 Byte Interrupt Enable | R/W | <p>New K1, K2 Byte Value Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “New K1, K2 Byte Value” Interrupt. If the user enables this interrupt, then the Redundant Receive STS-3 TOH Processor block will generate this interrupt anytime it receives and accepts a new K1, K2 byte value. The Redundant Receive STS-3 TOH Processor block will accept a new K1, K2 byte value, after it has received it within 3 (or 5) consecutive STS-3 frames.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|---|
| | | | 0 – Disables the “New K1, K2 Byte Value” Interrupt. 1 – Enables the “New K1, K2 Byte Value” Interrupt. |
|--|--|--|---|

Table 160: Redundant Receive STS-3 Transport Interrupt Status Register – Byte 0 (Address Location=0x170F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|---|---|--|--|--|--|--|
| Change of SF Condition Interrupt Enable | Change of SD Condition Interrupt Enable | Detection of REI-L Error Interrupt Enable | Detection of B2 Error Interrupt Enable | Detection of B1 Error Interrupt Enable | Change of LOF Condition Interrupt Enable | Change of SEF Condition Interrupt Enable | Change of LOS Condition Interrupt Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | Change of SF Condition Interrupt Enable | R/W | <p>Change of Signal Failure (SF) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of Signal Failure (SF) Condition” Interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt anytime the Redundant Receive STS-3 TOH Processor block either declares or clears the SF defect.</p> <p>0 – Disables the “Change of SF Condition Interrupt”.</p> <p>1 – Enables the “Change of SF Condition Interrupt”.</p> |
| 6 | Change of SD Condition Interrupt Enable | R/W | <p>Change of Signal Degrade (SD) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of Signal Degrade (SD) Condition” Interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt anytime the Redundant Receive STS-3 TOH Processor block either declares or clears the SD defect.</p> <p>0 – Disables the “Change of SD Condition Interrupt”.</p> <p>1 – Enables the “Change of SD Condition Interrupt”.</p> |
| 5 | Detection of REI-L Interrupt Enable | R/W | <p>Detection of Line – Remote Error Indicator Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Declaration of Line – Remote Error Indicator” interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt anytime the Redundant Receive STS-3 TOH Processor block declares the “REI-L” defect.</p> <p>0 – Disables the “Line - Remote Error Indicator” Interrupt.</p> <p>1 – Enables the “Line – Remote Error Indicator” Interrupt.</p> |
| 4 | Detection of B2 Error Interrupt Enable | R/W | <p>Detection of B2 Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of B2 Error” Interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt anytime the Redundant Receive STS-3 TOH Processor block detects a B2 error.</p> <p>0 – Disables the “Detection of B2 Error Interrupt”.</p> <p>1 – Enables the “Detection of B2 Error Interrupt”.</p> |
| 3 | Detection of B1 Error Interrupt Enable | R/W | <p>Detection of B1 Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of B1 Error” Interrupt. If the user enables this interrupt, then the</p> |

| | | | |
|---|--|-----|---|
| | | | <p>XRT94L33 will generate an interrupt anytime the Redundant Receive STS-3 TOH Processor block detects a B1 error.</p> <p>0 – Disables the “Detection of B1 Error Interrupt”.</p> <p>1 – Enables the “Detection of B1 Error Interrupt”.</p> |
| 2 | Change of LOF Condition Interrupt Enable | R/W | <p>Change of Loss of Frame (LOF) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of LOF Condition” interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Redundant Receive STS-3 TOH Processor block declares the “LOF” condition. • When the Redundant Receive STS-3 TOH Processor clears the “LOF” condition. <p>0 – Disables the “Change of LOF Condition Interrupt.”</p> <p>1 – Enables the “Change of LOF Condition” Interrupt.</p> |
| 1 | Change of SEF Condition Interrupt Enable | R/W | <p>Change of SEF Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of SEF Condition” Interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Redundant Receive STS-3 TOH Processor block declares the “SEF” condition. • When the Redundant Receive STS-3 TOH Processor block clears the “SEF” condition. <p>0 – Disables the “Change of SEF Condition Interrupt”.</p> <p>1 – Enables the “Change of SEF Condition Interrupt”.</p> |
| 0 | Change of LOS Condition Interrupt Enable | R/W | <p>Change of Loss of Signal (LOS) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of LOS Condition” interrupt. If the user enables this interrupt, then the XRT94L33 will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Redundant Receive STS-3 TOH Processor block declares the “LOS” condition. • When the Redundant Receive STS-3 TOH Processor block clears the “LOS” condition. <p>0 – Disables the “Change of LOS Condition Interrupt.”</p> <p>1 – Enables the “Change of LOS Condition” Interrupt.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 161: Redundant Receive STS-3 Transport – B1 Error Count Register – Byte 3 (Address Location= 0x1710)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B1_Error_Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 0 | B1_Error_Count [31:24] | RUR | <p>B1 Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Redundant Receive Transport – B1 Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Redundant Receive STS-3 TOH Processor block detects a B1 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B1 Error Type is configured to be “bit errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of bits, within the B1 value that are in error. 2. If the B1 Error Type is configured to be “frame errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B1 bytes. |

Table 162: Redundant Receive STS-3 Transport – B1 Error Count Register – Byte 2 (Address Location= 0x1711)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B1_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 0 | B1_Error_Count [23:16] | RUR | <p>B1 Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Redundant Receive Transport – B1 Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Redundant Receive STS-3 TOH Processor block detects a B1 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B1 Error Type is configured to be “bit errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of bits, within the B1 value that are in error. 2. If the B1 Error Type is configured to be “frame errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B1 bytes. |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 163: Redundant Receive STS-3 Transport – B1 Error Count Register – Byte 1 (Address Location= 0x1712)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------|-------|-------|-------|-------|-------|-------|-------|
| B1_Error_Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7 - 0 | B1_Error_Count [15:8] | RUR | <p>B1 Error Count – (Bits 15 through 8)</p> <p>This RESET-upon-READ register, along with “Redundant Receive Transport – B1 Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Redundant Receive STS-3 TOH Processor block detects a B1 byte error</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B1 Error Type is configured to be “bit errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of bits, within the B1 value that are in error. 2. If the B1 Error Type is configured to be “frame errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B1 bytes. |

Table 164: Redundant Receive STS-3 Transport – B1 Error Count Register – Byte 0 (Address Location= 0x1713)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|
| B1_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------|------|--|
| 7 - 0 | B1_Error_Count [7:0] | RUR | <p>B1 Error Count – LSB:</p> <p>This RESET-upon-READ register, along with “Redundant Receive Transport – B1 Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Redundant Receive STS-3 TOH Processor block detects a B1 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B1 Error Type is configured to be “bit errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of bits, within the B1 value that are in error. 2. If the B1 Error Type is configured to be “frame errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B1 bytes. |

Table 165: Redundant Receive STS-3 Transport – B2 Error Count Register – Byte 3 (Address Location= 0x1714)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
|-------|-------|-------|-------|-------|-------|-------|-------|

| B2_Error_Count[31:24] | | | | | | | |
|-----------------------|-----|-----|-----|-----|-----|-----|-----|
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 0 | B2_Error_Count [31:24] | RUR | <p>B2 Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Redundant Receive STS-3 Transport – B2 Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Redundant Receive STS-3 TOH Processor block detects a B2 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B2 Error Type is configured to be “bit errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of bits, within the B2 value that are in error. 2. If the B2 Error Type is configured to be “frame errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B2 bytes. |

Table 166: Redundant Receive STS-3 Transport – B2 Error Count Register – Byte 2 Address Location= 0x1715)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B2_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 0 | B2_Error_Count [23:16] | RUR | <p>B2 Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Redundant Receive STS-3 Transport – B2 Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Redundant Receive STS-3 TOH Processor block detects a B2 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B2 Error Type is configured to be “bit errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of bits, within the B2 value that are in error. 2. If the B2 Error Type is configured to be “frame errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B2 bytes. |

Table 167: Redundant Receive STS-3 Transport – B2 Error Count Register – Byte 1 (Address Location= 0x1716)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------|-------|-------|-------|-------|-------|-------|-------|
| B2_Error_Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|---|---|---|---|---|---|---|---|

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 0 | B2_Error_Count [15:8] | RUR | <p>B2 Error Count – (Bits 15 through 8)</p> <p>This RESET-upon-READ register, along with “Redundant Receive STS-3 Transport – B2 Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Redundant Receive STS-3 TOH Processor block detects a B2 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B2 Error Type is configured to be “bit errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of bits, within the B2 value that are in error. 2. If the B2 Error Type is configured to be “frame errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B2 bytes. |

Table 168: Redundant Receive STS-3 Transport – B2 Error Count Register – Byte 0 (Address Location= 0x1717)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|
| B2_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------|------|--|
| 7 - 0 | B2_Error_Count[7:0] | RUR | <p>B2 Error Count – LSB:</p> <p>This RESET-upon-READ register, along with “Redundant Receive Transport – B2 Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Redundant Receive STS-3 TOH Processor block detects a B2 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B2 Error Type is configured to be “bit errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of bits, within the B2 value that are in error. 2. If the B2 Error Type is configured to be “frame errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B2 bytes. |

Table 169: Redundant Receive STS-3 Transport – REI-L Error Count Register – Byte 3 (Address Location= 0x1718)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_L_Error_Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|--|
| 7 - 0 | REI_L_Error_Count [31:24] | RUR | <p>REI-L Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Redundant Receive Transport – REI-L Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Redundant Receive STS-3 TOH Processor block detects a Line - Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-L Error Type is configured to be “bit errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the value within the REI-L fields of the M1 byte. 2. If the REI-L Error Type is configured to be “frame errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-L values. |

Table 170: Redundant Receive STS-3 Transport – REI_L Error Count Register – Byte 2 (Address Location= 0x1719)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_L_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|--|
| 7 - 0 | REI_L_Error_Count [23:16] | RUR | <p>REI-L Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Redundant Receive Transport – REI-L Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Redundant Receive STS-3 TOH Processor block detects a Line – Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-L Error Type is configured to be “bit errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the value within the REI-L fields of the M1 byte. 2. If the REI-L Error Type is configured to be “frame errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-L values. |

Table 171: Redundant Receive STS-3 Transport – REI_L Error Count Register – Byte 1 (Address Location= 0x171A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_L_Error_Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 - 0 | REI_L_Error_Count[15:8] | RUR | <p>REI-L Error Count – (Bits 15 through 8)</p> <p>This RESET-upon-READ register, along with “Redundant Receive Transport – REI-L Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Redundant Receive STS-3 TOH Processor block detects a Line –Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-L Error Type is configured to be “bit errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the value within the REI-L fields of the M1 byte. 2. If the REI-L Error Type is configured to be “frame errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-L values. |

Table 172: Redundant Receive STS-3 Transport – REI_L Error Count Register – Byte 0 (Address Location= 0x171B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_L_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|--|
| 7 - 0 | REI_L_Error_Count [7:0] | RUR | <p>REI-L Error Count – LSB:</p> <p>This RESET-upon-READ register, along with “Redundant Receive Transport – REI-L Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Redundant Receive STS-3 TOH Processor block detects a Line – Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-L Error Type is configured to be “bit errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the value within the REI-L fields of the M1 byte. 2. If the REI-L Error Type is configured to be “frame errors”, then the Redundant Receive STS-3 TOH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-L values. |

Table 173: Redundant Receive STS-3 Transport K1 Value (Address Location= 0x171F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| Filtered_K1_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 – 0 | Filtered_K1_Value[7:0] | R/O | <p>Filtered/Accepted K1 Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|--|
| | | | <p>“filtered” K1 value, that the Redundant Receive STS-3 TOH Processor block has received. These bit-fields are valid if the K1/K2 pair (to which it belongs) has been received for 3 consecutive STS-3 frames.</p> <p>This register should be polled by Software in order to determine various APS codes.</p> |
|--|--|--|--|

Table 174: Redundant Receive STS-3 Transport K2 Value (Address Location= 0x1723)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| Filtered_K2_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|--|
| 7 – 0 | Filtered_K2_Value [7:0] | R/O | <p>Filtered/Accepted K2 Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently “filtered” K2 value, that the Redundant Receive STS-3 TOH Processor block has received. These bit-fields are valid if the K1/K2 pair (to which it belongs) has been received for 3 consecutive STS-3 frames.</p> <p>This register should be polled by Software in order to determine various APS codes.</p> |

Table 175: Redundant Receive STS-3 Transport S1 Value (Address Location= 0x1727)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| Filtered_S1_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 – 0 | Filtered_S1_Value[7:0] | R/O | <p>Filtered/Accepted S1 Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently “filtered” S1 value that the Redundant Receive STS-3 TOH Processor block has received. These bit-fields are valid if it has been received for 8 consecutive STS-3 frames.</p> |

Table 176: Redundant Receive STS-3 Transport – In-Sync Threshold Value (Address Location=0x172B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|---------------|-------|--------------|-------|--------|
| Unused | | | FRPATOUT[1:0] | | FRPATIN[1:0] | | Unused |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------|------|--|
| 7 – 5 | Unused | R/O | |
| 4 – 3 | FRPATOUT[1:0] | R/W | <p>Framing Pattern – SEF Declaration Criteria:</p> <p>These two READ/WRITE bit-fields permit the user to define the SEF</p> |

| | | | <p>Declaration criteria for the Redundant Receive STS-3 TOH Processor block. The relationship between the state of these bit-fields and the corresponding SEF Declaration Criteria are presented below.</p> <table border="1" data-bbox="597 289 1409 1381"> <thead> <tr> <th data-bbox="597 289 829 342">FRPATOUT[1:0]</th> <th data-bbox="829 289 1409 342">SEF Declaration Criteria</th> </tr> </thead> <tbody> <tr> <td data-bbox="597 342 829 688">00 01</td> <td data-bbox="829 342 1409 688"> <p>The Redundant Receive STS-3 TOH Processor block will declare an SEF condition if either of the following conditions are true for four consecutive SONET frame periods.</p> <ul style="list-style-type: none"> • If the last (of the 3) A1 bytes, in the STS-3 data stream is erred, or • If the first (of the 3) A2 bytes, in the STS-3 data stream, is erred. <p>Hence, for this selection, a total of 16 bits are evaluated for SEF declaration.</p> </td> </tr> <tr> <td data-bbox="597 688 829 1035">10</td> <td data-bbox="829 688 1409 1035"> <p>The Redundant Receive STS-3 TOH Processor block will declare an SEF condition if either of the following conditions are true for four consecutive SONET frame periods.</p> <ul style="list-style-type: none"> • If the last two (of the 3) A1 bytes, in the STS-3 data stream, are erred, or • If the first two (of the 3) A2 bytes, in the STS-3 data stream, are erred. <p>Hence, for this selection, a total of 32 bits are evaluated for SEF declaration.</p> </td> </tr> <tr> <td data-bbox="597 1035 829 1381">11</td> <td data-bbox="829 1035 1409 1381"> <p>The Redundant Receive STS-3 TOH Processor block will declare an SEF condition if either of the following conditions are true for four consecutive SONET frame periods.</p> <ul style="list-style-type: none"> • If the last three (of the 3) A1 bytes, in the STS-3 data stream, are erred, or • If the first three (of the 3) A2 bytes, in the STS-3 data stream, are erred. <p>Hence, for this selection, a total of 48 bits are evaluated for SEF declaration.</p> </td> </tr> </tbody> </table> | FRPATOUT[1:0] | SEF Declaration Criteria | 00 01 | <p>The Redundant Receive STS-3 TOH Processor block will declare an SEF condition if either of the following conditions are true for four consecutive SONET frame periods.</p> <ul style="list-style-type: none"> • If the last (of the 3) A1 bytes, in the STS-3 data stream is erred, or • If the first (of the 3) A2 bytes, in the STS-3 data stream, is erred. <p>Hence, for this selection, a total of 16 bits are evaluated for SEF declaration.</p> | 10 | <p>The Redundant Receive STS-3 TOH Processor block will declare an SEF condition if either of the following conditions are true for four consecutive SONET frame periods.</p> <ul style="list-style-type: none"> • If the last two (of the 3) A1 bytes, in the STS-3 data stream, are erred, or • If the first two (of the 3) A2 bytes, in the STS-3 data stream, are erred. <p>Hence, for this selection, a total of 32 bits are evaluated for SEF declaration.</p> | 11 | <p>The Redundant Receive STS-3 TOH Processor block will declare an SEF condition if either of the following conditions are true for four consecutive SONET frame periods.</p> <ul style="list-style-type: none"> • If the last three (of the 3) A1 bytes, in the STS-3 data stream, are erred, or • If the first three (of the 3) A2 bytes, in the STS-3 data stream, are erred. <p>Hence, for this selection, a total of 48 bits are evaluated for SEF declaration.</p> |
|---------------|--|-----|--|---------------|--------------------------|----------|---|----|--|----|--|
| FRPATOUT[1:0] | SEF Declaration Criteria | | | | | | | | | | |
| 00 01 | <p>The Redundant Receive STS-3 TOH Processor block will declare an SEF condition if either of the following conditions are true for four consecutive SONET frame periods.</p> <ul style="list-style-type: none"> • If the last (of the 3) A1 bytes, in the STS-3 data stream is erred, or • If the first (of the 3) A2 bytes, in the STS-3 data stream, is erred. <p>Hence, for this selection, a total of 16 bits are evaluated for SEF declaration.</p> | | | | | | | | | | |
| 10 | <p>The Redundant Receive STS-3 TOH Processor block will declare an SEF condition if either of the following conditions are true for four consecutive SONET frame periods.</p> <ul style="list-style-type: none"> • If the last two (of the 3) A1 bytes, in the STS-3 data stream, are erred, or • If the first two (of the 3) A2 bytes, in the STS-3 data stream, are erred. <p>Hence, for this selection, a total of 32 bits are evaluated for SEF declaration.</p> | | | | | | | | | | |
| 11 | <p>The Redundant Receive STS-3 TOH Processor block will declare an SEF condition if either of the following conditions are true for four consecutive SONET frame periods.</p> <ul style="list-style-type: none"> • If the last three (of the 3) A1 bytes, in the STS-3 data stream, are erred, or • If the first three (of the 3) A2 bytes, in the STS-3 data stream, are erred. <p>Hence, for this selection, a total of 48 bits are evaluated for SEF declaration.</p> | | | | | | | | | | |
| 2 - 1 | FRPATIN[1:0] | R/W | <p>Framing Pattern – SEF Clearance Criteria:</p> <p>These two READ/WRITE bit-fields permit the user to define the “SEF Clearance” criteria for the Redundant Receive STS-3 TOH Processor block. The relationship between the state of these bit-fields and the corresponding SEF Clearance Criteria are presented below.</p> <table border="1" data-bbox="597 1570 1409 1661"> <thead> <tr> <th data-bbox="597 1570 824 1619">FRPATIN[1:0]</th> <th data-bbox="824 1570 1409 1619">SEF Clearance Criteria</th> </tr> </thead> <tbody> <tr> <td data-bbox="597 1619 824 1661">00</td> <td data-bbox="824 1619 1409 1661">The Redundant Receive STS-3 TOH Processor</td> </tr> </tbody> </table> | FRPATIN[1:0] | SEF Clearance Criteria | 00 | The Redundant Receive STS-3 TOH Processor | | | | |
| FRPATIN[1:0] | SEF Clearance Criteria | | | | | | | | | | |
| 00 | The Redundant Receive STS-3 TOH Processor | | | | | | | | | | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | | |
|---|--------|-----|----|---|
| | | | | evaluated for SEF clearance. |
| | | | 10 | <p>The Redundant Receive STS-3 TOH Processor block will clear the SEF condition if both of the following conditions are true for two consecutive SONET frame periods.</p> <ul style="list-style-type: none"> • If the last two (of the 3) A1 bytes, in the STS-3 data stream, are un-erred, and • If the first two (of the 3) A2 bytes, in the STS-3 data stream, are un-erred. <p>Hence, for this selection, a total of 32 bits/frame are evaluated for SEF clearance.</p> |
| | | | 11 | <p>The Redundant Receive STS-3 TOH Processor block will clear the SEF condition if both of the following conditions are true for two consecutive SONET frame periods.</p> <ul style="list-style-type: none"> • If the last three (of the 3) A1 bytes, in the STS-3 data-stream, are un-erred, and • If the first three (of the 3) A2 bytes, in the STS-3 data stream, are un-erred. <p>Hence, for this selection, a total of 48 bits/frame are evaluated for SEF declaration.</p> |
| 0 | Unused | R/O | | |

Table 177: Redundant Receive STS-3 Transport – LOS Threshold Value - MSB (Address Location=0x172E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|
| LOS_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------|------|--|
| 7 - 0 | LOS_THRESHOLD[15:8] | R/W | LOS Threshold Value – MSB: These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – LOS Threshold Value – LSB” register specify the number of consecutive (All Zero) bytes that the Redundant Receive STS-3 TOH Processor block must detect before it can declare an LOS condition. |

Table 178: Redundant Receive STS-3 Transport – LOS Threshold Value - LSB (Address Location=0x172F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------|-------|-------|-------|-------|-------|-------|-------|
| LOS_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|--|
| 7 - 0 | LOS_THRESHOLD[7:0] | R/W | LOS Threshold Value – LSB: These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – LOS Threshold Value – MSB” register specify the number of consecutive (All Zero) bytes that the Redundant Receive STS-3 TOH Processor block must detect before it can declare an LOS condition. |

Table 179: Redundant Receive STS-3 Transport –Receive SF SET Monitor Interval – Byte 2 (Address Location= 0x1731)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_MONITOR_WINDOW[23:16] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------|------|---|
| 7 - 0 | SF_SET_MONITOR_WINDOW [23:16] | R/W | <p>SF_SET_MONITOR_INTERVAL – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SF SET Monitor Interval – Byte 1 and Byte 0” registers permit the user to specify the number of STS-3 Frame periods that will constitute a SET Sub-Interval for SF (Signal Failure).</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for SF, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into the “Redundant Receive STS-3 Transport SF SET Threshold” register, then an SF condition will be declared.</p> |

Table 180: Redundant Receive STS-3 Transport – Receive SF SET Monitor Interval – Byte 1 (Address Location= 0x1732)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_MONITOR_WINDOW[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------|------|---|
| 7 - 0 | SF_SET_MONITOR_WINDOW [15:8] | R/W | <p>SF_SET_MONITOR_INTERVAL (Bits 15 through 8):</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SF SET Monitor Interval – Byte 2 and Byte 0” registers permit the user to specify the number of STS-3 Frame periods that will constitute a SET Sub-Interval for SF (Signal Failure).</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for SF, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Redundant Receive STS-3 Transport SF SET Threshold” register, then an SF condition will be declared.</p> |

Table 181: Redundant Receive STS-3 Transport – Receive SF SET Monitor Interval – Byte 0 (Address Location= 0x1733)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_MONITOR_WINDOW[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------|------|---|
| 7 - 0 | SF_SET_MONITOR_WINDOW[7:0] | R/W | <p>SF_SET_MONITOR_INTERVAL – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SF SET Monitor Interval – Byte 2 and Byte 1” registers permit the user to specify the number of STS-3 Frame periods that will constitute a SET Sub-Interval for SF (Signal Failure).</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for SF, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Redundant Receive STS-3 Transport SF SET Threshold” register, then an SF condition will be declared.</p> |

Table 182: Redundant Receive STS-3 Transport – Receive SF SET Threshold – Byte 1 (Address Location= 0x1736)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 0 | SF_SET_THRESHOLD[15:8] | R/W | <p>SF_SET_THRESHOLD – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SF SET Threshold – Byte 0” registers permit the user to specify the number of B2 bit errors that will cause the Redundant Receive STS-3 TOH Processor block to declare an SF (Signal Failure) condition.</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for SF, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into this and the “Redundant Receive STS-3 Transport SF SET Threshold – Byte 0” register, then an SF condition will be declared.</p> |

Table 183: Redundant Receive STS-3 Transport – Receive SF SET Threshold – Byte 0 Address Location= 0x1737)

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 0 | SF_SET_THRESHOLD[7:0] | R/W | <p>SF_SET_THRESHOLD – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SF SET Threshold – Byte 1” registers permit the user to specify the number of B2 bit errors that will cause the Redundant Receive STS-3 TOH Processor block to declare an SF (Signal Failure) condition.</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for SF, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into this and the “Redundant Receive STS-3 Transport SF SET Threshold – Byte 1” register, then an SF condition will be declared.</p> |

Table 184: Redundant Receive STS-3 Transport – Receive SF CLEAR Threshold – Byte 1 (Address Location= 0x173A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|---|
| 7 - 0 | SF_CLEAR_THRESHOLD [15:8] | R/W | <p>SF_CLEAR_THRESHOLD – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SF CLEAR Threshold – Byte 0” registers permit the user to specify the upper limit for the number of B2 bit errors that will cause the Redundant Receive STS-3 TOH Processor block to clear the SF (Signal Failure) condition.</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for clearing SF, it will accumulate B2 errors for a total of 8 CLEAR Sub-Interval periods. If the number of accumulated B2 errors is less than that programmed into this and the “Redundant Receive STS-3 Transport SF CLEAR Threshold – Byte 0” register, then an SF condition will be cleared.</p> |

Table 185: Redundant Receive STS-3 Transport – Receive SF CLEAR Threshold – Byte 0 (Address Location= 0x173B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|---|---|---|---|---|---|---|---|

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|---|
| 7 - 0 | SF_CLEAR_THRESHOLD [7:0] | R/W | <p>SF_CLEAR_THRESHOLD – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SF CLEAR Threshold – Byte 1” registers permit the user to specify the upper limit for the number of B2 bit errors that will cause the Redundant Receive STS-3 TOH Processor block to clear the SF (Signal Failure) condition.</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for clearing SF, it will accumulate B2 errors for a total of 8 CLEAR Sub-Interval periods. If the number of accumulated B2 errors is less than that programmed into this and the “Redundant Receive STS-3 Transport SF CLEAR Threshold – Byte 1” register, then an SF condition will be cleared.</p> |

Table 186: Redundant Receive STS-3 Transport – Receive SD Set Monitor Interval – Byte 2 (Address Location= 0x173D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_MONITOR_WINDOW[23:16] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------|------|---|
| 7-0 | SD_SET_MONITOR_WINDOW [23:16] | R/W | <p>SF_SET_MONITOR_INTERVAL – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SF SET Monitor Interval – Byte 1 and Byte 0” registers permit the user to specify the number of STS-3 Frame periods that will constitute a SET Sub-Interval for SD (Signal Degrade) declaration.</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for SD, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Redundant Receive STS-3 Transport SD SET Threshold” register, then an SD condition will be declared.</p> |

Table 187: Redundant Receive STS-3 Transport – Receive SD Set Monitor Interval – Byte 1 (Address Location= 0x173E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_MONITOR_WINDOW[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|---|
| 7-0 | SD_SET_MONITOR_WINDOW[15:8] | R/W | <p>SD_SET_MONITOR_INTERVAL – Bits 15 through 8:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SD SET Monitor Interval – Byte 2 and Byte 0” registers permit the user to specify the number of STS-3 Frame periods that will constitute a SET Sub-Interval for SD (Signal Degrade) declaration.</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for SD, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Redundant Receive STS-3 Transport SD SET Threshold” register, then an SD condition will be declared.</p> |

Table 188: Redundant Receive STS-3 Transport – Receive SD Set Monitor Interval – Byte 0 (Address Location= 0x173F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_MONITOR_WINDOW[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------|------|---|
| 7-0 | SD_SET_MONITOR_WINDOW[7:0] | R/W | <p>SD_SET_MONITOR_INTERVAL – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SD SET Monitor Interval – Byte 2 and Byte 1” registers permit the user to specify the number of STS-3 Frame periods that will constitute a SET Sub-Interval for SD (Signal Degrade) declaration.</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for SD, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Redundant Receive STS-3 Transport SD SET Threshold” register, then an SD condition will be declared.</p> |

Table 189: Redundant Receive STS-3 Transport – Receive SD SET Threshold – Byte 1 (Address Location= 0x1742)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------|------|-------------|
|------------|------|------|-------------|

| | | | |
|-------|------------------------|-----|--|
| 7 - 0 | SD_SET_THRESHOLD[15:8] | R/W | <p>SD_SET_THRESHOLD – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SD SET Threshold – Byte 0” registers permit the user to specify the number of B2 bit errors that will cause the Redundant Receive STS-3 TOH Processor block to declare an SD (Signal Degrade) condition.</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for SD, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into this and the “Redundant Receive STS-3 Transport SD SET Threshold – Byte 0” register, then an SD condition will be declared.</p> |
|-------|------------------------|-----|--|

Table 190: Redundant Receive STS-3 Transport – Receive SD SET Threshold – Byte 0 (Address Location= 0x1743)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 0 | SD_SET_THRESHOLD[7:0] | R/W | <p>SD_SET_THRESHOLD – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SD SET Threshold – Byte 1” registers permit the user to specify the number of B2 bit errors that will cause the Redundant Receive STS-3 TOH Processor block to declare an SD (Signal Degrade) condition.</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for SD, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into this and the “Redundant Receive STS-3 Transport SD SET Threshold – Byte 1” register, then an SD condition will be declared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 191: Redundant Receive STS-3 Transport – Receive SD CLEAR Threshold – Byte 1 (Address Location= 0x1746)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|---|
| 7 - 0 | SD_CLEAR_THRESHOLD[15:8] | R/W | <p>SD_CLEAR_THRESHOLD – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SD CLEAR Threshold – Byte 0” registers permit the user to specify the upper limit for the number of B2 bit errors that will cause the Redundant Receive STS-3 TOH Processor block to clear the SD (Signal Degrade) condition.</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for clearing SD, it will accumulate B2 errors for a total of 8 CLEAR Sub-Interval periods. If the number of accumulated B2 errors is less than that programmed into this and the “Redundant Receive STS-3 Transport SD CLEAR Threshold – Byte 0” register, then an SD condition will be cleared.</p> |

Table 192: Redundant Receive STS-3 Transport – Receive SD CLEAR Threshold – Byte 1 (Address Location= 0x1747)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 - 0 | SD_CLEAR_THRESHOLD[7:0] | R/W | <p>SD_CLEAR_THRESHOLD – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SD CLEAR Threshold – Byte 1” registers permit the user to specify the upper limit for the number of B2 bit errors that will cause the Redundant Receive STS-3 TOH Processor block to clear the SD (Signal Degrade) condition.</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for clearing SD, it will accumulate B2 errors for a total of 8 CLEAR Sub-Interval periods. If the number of accumulated B2 errors is less than that programmed into this and the “Redundant Receive STS-3 Transport SD CLEAR Threshold – Byte 1” register, then an SD condition will be cleared.</p> |

Table 193: Redundant Receive STS-3 Transport – Force SEF Condition Register (Address Location= 0x174B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|-----------|
| Unused | | | | | | | SEF FORCE |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------|------|--|
| 7 – 1 | Unused | R/O | |
| 0 | SEF FORCE | R/W | <p>SEF Force:</p> <p>This READ/WRITE bit-field permits the user to force the Redundant Receive STS-3 TOH Processor block to declare an SEF defect. The Redundant Receive STS-3 TOH Processor block will then attempt to reacquire framing.</p> <p>Writing a “1” into this bit-field configures the Redundant Receive STS-3 TOH Processor block to declare the SEF defect. The Redundant Receive STS-3 TOH Processor block will automatically set this bit-field to “0” once it has reacquired framing (e.g., has detected two consecutive STS-3 frames with the correct A1 and A2 bytes).</p> |

Table 194: Redundant Receive STS-3 Transport – Receive J0 Trace Buffer Control Register (Address Location= 0x174F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|----------|-------------|----------|------------|-------|
| Unused | | | READ SEL | ACCEPT THRD | MSG TYPE | MSG LENGTH | |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------|------|---|
| 7 – 5 | Unused | R/O | |
| 4 | READ SEL | R/W | <p>Receive Section Trace (J0) Message Buffer Read Selection:</p> <p>This READ/WRITE bit-field permits a user to specify which of the following buffer segments to read.</p> <ul style="list-style-type: none"> k. Valid Message Buffer l. Expected Message Buffer <p>0 – Executing a READ to the Receive Section Trace (J0) Message Buffer, will return contents within the “Valid Message” buffer.</p> <p>1 – Executing a READ to the Receive Section Trace (J0) Message Buffer, will return contents within the “Expected Message Buffer”.</p> <p>Note: In the case of the Redundant Receive STS-3 TOH Processor block, the “Receive J0 Trace Buffer” is located at Address location 0x1300 through 0x133F.</p> |
| 3 | ACCEPT THRD | R/W | <p>Message Accept Threshold:</p> <p>This READ/WRITE bit-field permits a user to select the number of consecutive times that the Redundant Receive STS-3 TOH Processor block must receive a given Section Trace Message, before it is accepted, as described below.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | <p>0 – The Redundant Receive STS-3 TOH Processor block accepts the Section Message after it has received it the third time in succession.</p> <p>1 – The Redundant Receive STS-3 TOH Processor block accepts the Section Message after it has received in the fifth time in succession.</p> | | | | | | | | |
|------------|-----------------------------------|-----|--|------------|-----------------------------------|----|--------|----|----------|-------|----------|
| 2 | MSG TYPE | R/W | <p>Message Alignment Type:</p> <p>This READ/WRITE bit-field permits a user to specify how the Redundant Receive STS-3 TOH Processor block will locate the boundary of the incoming Section Trace Message, as indicated below.</p> <p>0 – The Section Trace Message boundary is indicated by “Line Feed”.</p> <p>1 – The Section Trace Message boundary is indicated by the presence of a “1” in the MSB of the first byte (within the J0 Trace Message).</p> | | | | | | | | |
| 1 - 0 | MSG LENGTH | R/W | <p>J0 Message Length:</p> <p>These READ/WRITE bit-fields permit the user to specify the length of the J0 Trace Message that the Redundant Receive STS-3 TOH Processor block will receive. The relationship between the content of these bit-fields and the corresponding J0 Trace Message Length is presented below.</p> <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>MSG LENGTH</th> <th>Resulting J0 Trace Message Length</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>1 Byte</td> </tr> <tr> <td>01</td> <td>16 Bytes</td> </tr> <tr> <td>10/11</td> <td>64 Bytes</td> </tr> </tbody> </table> | MSG LENGTH | Resulting J0 Trace Message Length | 00 | 1 Byte | 01 | 16 Bytes | 10/11 | 64 Bytes |
| MSG LENGTH | Resulting J0 Trace Message Length | | | | | | | | | | |
| 00 | 1 Byte | | | | | | | | | | |
| 01 | 16 Bytes | | | | | | | | | | |
| 10/11 | 64 Bytes | | | | | | | | | | |

Table 195: Redundant Receive STS-3 Transport – Receive SD Burst Error Tolerance – Byte 1 (Address Location= 0x1752)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_BURST_TOLERANCE[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|--|
| 7 - 0 | SD_BURST_TOLERANCE [15:8] | R/W | <p>SD_BURST_TOLERANCE – MSB:</p> <p>These READ/WRITE bits, along with the contents of the “Redundant Receive STS-3 Transport – SD BURST Tolerance – Byte 0” registers permit the user to specify the maximum number of B2 bit errors that the Redundant Receive STS-3 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-3 frame period), when determining whether or not to declare an SD (Signal Degrade) defect condition.</p> <p>Note: <i>The purpose of this feature is to permit the user to provide some level of B2 error burst filtering, when the Redundant Receive STS-3 TOH Processor block is accumulating B2 byte errors in order to declare the SD defect condition. The user can implement this feature in order to configure the Redundant Receive STS-3 TOH Processor block to detect B2 bit errors in multiple “Sub-Interval” periods before it will declare the SD defect condition.</i></p> |

Table 196: Redundant Receive STS-3 Transport – Receive SD Burst Error Tolerance – Byte 0 (Address Location= 0x1753)

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_BURST_TOLERANCE[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|---|
| 7 - 0 | SD_BURST_TOLERANCE [7:0] | R/W | <p>SD_BURST_TOLERANCE – LSB:</p> <p>These READ/WRITE bits, along with the contents of the “Redundant Receive STS-3 Transport – SD BURST Tolerance – Byte 1” registers permit the user to specify the maximum number of B2 bit errors that the Redundant Receive STS-3 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-3 frame period), when determining whether or not to declare an SD (Signal Degrade) defect condition.</p> <p>Note: The purpose of this feature is to permit the user to provide some level of B2 error burst filtering, when the Redundant Receive STS-3 TOH Processor block is accumulating B2 byte errors in order to declare the SD defect condition. The user can implement this feature in order to configure the Redundant Receive STS-3 TOH Processor block to detect B2 bit errors in multiple “Sub-Interval” periods before it will declare the SD defect condition.</p> |

Table 197: Redundant Receive STS-3 Transport – Receive SF Burst Error Tolerance – Byte 1 (Address Location= 0x1756)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_BURST_TOLERANCE[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|---|
| 7 - 0 | SF_BURST_TOLERANCE [15:8] | R/W | <p>SF_BURST_TOLERANCE – MSB:</p> <p>These READ/WRITE bits, along with the contents of the “Redundant Receive STS-3 Transport – SF BURST Tolerance – Byte 0” registers permit the user to specify the maximum number of B2 bit errors that the Redundant Receive STS-3 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-3 frame period), when determining whether or not to declare an SF (Signal Failure) defect condition.</p> <p>Note: The purpose of this feature is to permit the user to provide some level of B2 error burst filtering, when the Redundant Receive STS-3 TOH Processor block is accumulating B2 byte errors in order to declare the SF defect condition. The user can implement this feature in order to configure the Redundant Receive STS-3 TOH Processor block to detect B2 bit errors in multiple “Sub-Interval” periods before it will declare the SF defect condition.</p> |

Table 198: Redundant Receive STS-3 Transport – Receive SF Burst Error Tolerance – Byte 0 (Address Location= 0x1757)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_BURST_TOLERANCE[7:0] | | | | | | | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | | | | | |
|-----|-----|-----|-----|-----|-----|-----|-----|
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|--|
| 7 - 0 | SF_BURST_TOLERANCE [7:0] | R/W | <p>SF_BURST_TOLERANCE – LSB:</p> <p>These READ/WRITE bits, along with the contents of the “Redundant Receive STS-3 Transport – SF BURST Tolerance – Byte 1” registers permit the user to specify the maximum number of B2 bit errors that the Redundant Receive STS-3 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-3 frame period), when determining whether or not to declare an SF (Signal Failure) defect condition.</p> <p>Note: <i>The purpose of this feature is to permit the user to provide some level of B2 error burst filtering, when the Redundant Receive STS-3 TOH Processor block is accumulating B2 byte errors in order to declare the SF defect condition. The user can implement this feature in order to configure the Redundant Receive STS-3 TOH Processor block to detect B2 bit errors in multiple “Sub-Interval” periods before it will declare the SF defect condition.</i></p> |

Table 199: Redundant Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 2 (Address Location= 0x1759)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_MONITOR_WINDOW[23:16] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|---|
| 7 - 0 | SD_CLEAR_MONITOR_WINDOW[23:16] | R/W | <p>SD_CLEAR_MONITOR_INTERVAL – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SD Clear Monitor Interval – Byte 1 and Byte 0” registers permit the user to specify the number of STS-3 Frame periods that will constitute a CLEAR Sub-Interval for SD (Signal Degrade).</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for clearing the SD defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Redundant Receive STS-3 Transport SD Clear Threshold” register, then the SD defect will be cleared.</p> |

Table 200: Redundant Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 1 (Address Location= 0x175A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_MONITOR_WINDOW[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------|------|---|
| 7 - 0 | SD_CLEAR_MONITOR_WINDOW[15:8] | R/W | <p>SD_CLEAR_MONITOR_INTERVAL – Bits 15 through 8:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SD Clear Monitor Interval – Byte 2 and Byte 0” registers permit the user to specify the number of STS-3 Frame periods that will constitute a CLEAR Sub-Interval for SD (Signal Degrade).</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for clearing the SD defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Redundant Receive STS-3 Transport SD Clear Threshold” register, then the SD defect will be cleared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 201: Redundant Receive STS-3 Transport – Receive SD Clear Monitor Interval – Byte 0 (Address Location= 0x175B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_MONITOR_WINDOW[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------|------|---|
| 7 - 0 | SD_CLEAR_MONITOR_WINDOW[7:0] | R/W | <p>SD_CLEAR_MONITOR_INTERVAL – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SD Clear Monitor Interval – Byte 2 and Byte 1” registers permit the user to specify the number of STS-3 Frame periods that will constitute a CLEAR Sub-Interval for SD (Signal Degrade).</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for clearing the SD defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Redundant Receive STS-3 Transport SD Clear Threshold” register, then the SD defect will be cleared.</p> |

Table 202: Redundant Receive STS-3 Transport – Receive SF Clear Monitor Interval – Byte 2 (Address Location= 0x175D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_MONITOR_WINDOW[23:16] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------|------|---|
| 7 - 0 | SF_CLEAR_MONITOR_WINDOW [23:16] | R/W | <p>SF_CLEAR_MONITOR_INTERVAL – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SF Clear Monitor Interval – Byte 1 and Byte 0” registers permit the user to specify the number of STS-3 Frame periods that will constitute a CLEAR Sub-Interval for SF (Signal Failure).</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for clearing the SF defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Redundant Receive STS-3 Transport SF Clear Threshold” register, then the SF defect will be cleared.</p> |

Table 203: Redundant Receive STS-3 Transport – Receive SF Clear Monitor Interval – Byte 1 (Address Location= 0x175E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_MONITOR_WINDOW[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|---|
| 7 - 0 | SF_CLEAR_MONITOR_WINDOW [15:8] | R/W | <p>SF_CLEAR_MONITOR_INTERVAL – Bits 15 through 8:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SF Clear Monitor Interval – Byte 2 and Byte 0” registers permit the user to specify the number of STS-3 Frame periods that will constitute a CLEAR Sub-Interval for SF (Signal Failure).</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for clearing the SF defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Redundant Receive STS-3 Transport SF Clear Threshold” register, then the SF defect will be cleared.</p> |

Table 204: Redundant Receive STS-3 Transport – Receive SF Clear Monitor Interval – Byte 0 (Address Location= 0x175F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_MONITOR_WINDOW[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------|------|---|
| 7 - 0 | SF_CLEAR_MONITOR_WINDOW [7:0] | R/W | <p>SF_CLEAR_MONITOR_INTERVAL – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Redundant Receive STS-3 Transport – SF Clear Monitor Interval – Byte 2 and Byte 1” registers permit the user to specify the number of STS-3 Frame periods that will constitute a CLEAR Sub-Interval for SF (Signal Failure).</p> <p>When the Redundant Receive STS-3 TOH Processor block is checking for clearing the SF defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Redundant Receive STS-3 Transport SF Clear Threshold” register, then the SF defect will be cleared.</p> |

Table 205: Redundant Receive STS-3 Transport – Auto AIS Control Register (Address Location=0x1763)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|---|--------------------------------------|--------------------------------------|---|---------------------------------------|---------------------------------------|-------------------------------------|
| Transmit AIS-P (Down-stream) Upon J0 Message Unstable | Transmit AIS-P (Down-stream) Upon J0 Message Mismatch | Transmit AIS-P (Down-stream) Upon SF | Transmit AIS-P (Down-stream) Upon SD | Transmit AIS-P (Down-stream) upon Loss of Optical Carrier AIS | Transmit AIS-P (Down-stream) upon LOF | Transmit AIS-P (Down-stream) upon LOS | Transmit AIS-P (Down-stream) Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | Transmit AIS-P (Down-stream) upon J0 Message Unstable | R/W | <p>Transmit Path AIS upon Detection of Unstable Section Trace (J0):</p> <p>This READ/WRITE bit-field permits the user to configure the Redundant Receive STS-3 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive SONET POH Processor blocks), anytime it detects an Unstable Section Trace (J0) condition in the “incoming” STS-3 data-stream.</p> <p>0 – Does not configure the Redundant Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable Section Trace” condition.</p> <p>1 – Configures the Redundant Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable Section Trace” condition.</p> <p>Note: The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Redundant Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</p> |
| 6 | Transmit AIS-P (Down-stream) Upon J0 Message Mismatch | R/W | <p>Transmit Path AIS (AIS-P) upon Detection of Section Trace (J0) Message Mismatch:</p> <p>This READ/WRITE bit-field permits the user to configure the Redundant Receive STS-3 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive SONET POH Processor blocks), anytime it detects a Section Trace (J0) Message Mismatch condition in the “incoming” STS-3 data stream.</p> <p>0 – Does not configure the Redundant Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects a “Section Trace Message Mismatch” condition.</p> <p>1 – Configures the Redundant Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects a “Section Trace Message Mismatch” condition.</p> <p>Note: The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Redundant Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</p> |
| 5 | Transmit AIS-P (Down-stream) upon SF | R/W | <p>Transmit Path AIS upon Signal Failure (SF):</p> <p>This READ/WRITE bit-field permits the user to configure the Redundant Receive STS-3 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive</p> |

| | | | |
|---|---|-----|---|
| | | | <p>SONET POH Processor blocks), anytime it declares an SF condition.</p> <p>0 – Does not configure the Redundant Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the SF defect.</p> <p>1 – Configures the Redundant Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the SF defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Redundant Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 4 | Transmit AIS-P (Down-stream) upon SD | R/W | <p>Transmit Path AIS upon Signal Degrade (SD):</p> <p>This READ/WRITE bit-field permits the user to configure the Redundant Receive STS-3 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive SONET POH Processor blocks), anytime it declares an SD condition.</p> <p>0 – Does not configure the Redundant Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the SD defect.</p> <p>1 – Configures the Redundant Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the SD defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Redundant Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 3 | Transmit AIS-P (Down-stream) upon Loss of Optical Carrier | R/W | <p>Transmit Path AIS upon Loss of Optical Carrier condition:</p> <p>This READ/WRITE bit-field permits the user to configure the Redundant Receive STS-3 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive SONET POH Processor blocks), anytime it detects a “Loss of Optical Carrier” condition.</p> <p>0 – Does not configure the Redundant Receive STS-3 TOH Processor block to transmit the AIS-P indicator upon detection of a “Loss of Optical Carrier” condition.</p> <p>1 – Configures the Redundant Receive STS-3 TOH Processor block to transmit the AIS-P indicator upon detection of a “Loss of Optical Carrier” condition.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Redundant Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---------------------------------------|-----|--|
| 2 | Transmit AIS-P (Down-stream) upon LOF | R/W | <p>Transmit Path AIS upon Loss of Frame (LOF):</p> <p>This READ/WRITE bit-field permits the user to configure the Redundant Receive STS-3 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive SONET POH Processor block), anytime it declares an LOF condition.</p> <p>0 – Does not configure the Redundant Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the LOF defect.</p> <p>1 – Configures the Redundant Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the LOF defect.</p> <p>Note: The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Redundant Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</p> |
| 1 | Transmit AIS-P (Down-stream) upon LOS | R/W | <p>Transmit Path AIS upon Loss of Signal (LOS):</p> <p>This READ/WRITE bit-field permits the user to configure the Redundant Receive STS-3 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive SONET POH Processor block), anytime it declares an LOS condition.</p> <p>0 – Does not configure the Redundant Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) anytime it declares the LOS defect.</p> <p>1 – Configures the Redundant Receive STS-3 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) anytime it declares the LOS defect.</p> <p>Note: The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Redundant Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</p> |
| 0 | Transmit AIS-P (Down-stream) Enable | R/W | <p>Automatic Transmission of AIS-P Enable:</p> <p>This READ/WRITE bit-field serves two purposes.</p> <p>It permits the user to configure the Redundant Receive STS-3 TOH Processor block to automatically transmit the Path AIS (AIS-P) indicator, via the down-stream traffic (e.g., towards the Receive SONET POH Processor blocks), upon detection of an SF, SD, Section Trace Mismatch, Section Trace Unstable, LOF, LOS or Loss of Optical Carrier conditions.</p> <p>It also permits the user to configure the Redundant Receive STS-3 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive SONET POH Processor blocks) anytime it detects an AIS-L condition in the “incoming” STS-3 data-stream.</p> <p>0 – Configures the Redundant Receive STS-3 TOH Processor block to NOT automatically transmit the AIS-P indicator (via the “downstream” traffic) upon detection of the AIS-L or any of the “above-mentioned” conditions.</p> <p>1 – Configures the Redundant Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) upon detection of any of the “above-mentioned” condition.</p> <p>Note: The user must also set the corresponding bit-fields (within this</p> |

| | | | |
|--|--|--|--|
| | | | register) to “1” in order to configure the Redundant Receive STS-3 TOH Processor block to automatically transmit the AIS-P indicator upon detection of a given alarm/defect condition. |
|--|--|--|--|

Table 206: Redundant Receive STS-3 Transport – Serial Port Control Register (Address Location= 0x1767)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|------------------------|-------|-------|-------|
| Unused | | | | RxTOH_CLOCK_SPEED[7:0] | | | |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|---|
| 7 - 4 | Unused | R/O | |
| 3 - 0 | RxTOH_CLOCK_SPEED[7:0] | R/W | <p>RxTOHCk Output Clock Signal Speed:</p> <p>These READ/WRITE bit-fields permit the user to specify the frequency of the “RxTOHCk output clock signal.</p> <p>The formula that relates the contents of these register bits to the “RxTOHCk” frequency is presented below.</p> <p>$FREQ = 19.44 / [2 * (RxTOH_CLOCK_SPEED + 1)]$</p> <p>Note: For STS-3/STM-1 applications, the frequency of the RxTOHCk output signal must be in the range of 0.6075MHz to 9.72MHz</p> |

Table 207: Redundant Receive STS-3 Transport – Auto AIS (in Downstream STS-1s) Control Register (Address Location= 0x176B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|--------|---|---|--|--|---------------------|---|
| Unused | Unused | Transmit AIS-P (via Downstream STS-1s) upon LOS | Transmit AIS-P (via Downstream STS-1s) upon LOF | Transmit AIS-P (via Downstream STS-1s) upon SD | Transmit AIS-P (via Downstream STS-1s) upon SF | AIS-L Output Enable | Transmit AIS-P (via Downstream STS-1s) Enable |
| R/O | R/O | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 - 6 | Unused | R/O | |
| 5 | Transmit AIS-P (via Downstream STS-1s) upon LOS | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon LOS (Loss of Signal):</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-1 POH Processor blocks (in each channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signals, anytime the Redundant Receive STS-3 TOH Processor block declares the LOS defect.</p> <p>0 – Does not configure all “activated” Transmit STS-1 POH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Redundant Receive STS-3 TOH Processor block declares the LOS defect.</p> <p>1 – Configures all “activated” Transmit STS-1POH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Redundant Receive STS-3 TOH Processor block declares the LOS defect.</p> <p>Note:</p> <p>1. In the “long-run” the function of this bit-field is exactly the same as that of Bit 1 (Transmit AIS-P Down-stream – Upon LOS), within the Redundant Receive STS-3 Transport – Auto AIS Control Register (Address Location= 0x1763). The only difference is that this register bit will cause each of the “downstream” Transmit STS-1 POH Processor blocks to IMMEDIATELY begin to transmit the AIS-P condition whenever the Redundant Receive STS-3 TOH Processor block declares the LOS defect. This will permit the user to easily comply with the Telcordia GR-253-CORE requirements of an NE transmitting the AIS-P indicator downstream within 125us of the NE declaring the LOS defect.</p> <p>2. In the case of Bit 1 (Transmit AIS-P Downstream – Upon LOS), several SONET frame periods are required (after the Redundant Receive STS-3 TOH Processor block has declared the LOS defect), before the Transmit STS-1 POH Processor blocks will begin the process of transmitting the AIS-P indicators.</p> <p>3. In addition to setting this bit-field to “1”, the user must also set Bit 0 (Transmit AIS-P via Downstream STS-1s Enable) within this register, in order enable this feature.</p> |
| 4 | Transmit AIS-P (via Downstream STS-1s) upon LOF | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon LOF (Loss of Frame):</p> |

| | | | |
|----------|---|------------|--|
| | | | <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-1 POH Processor blocks (in each channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signals, anytime the Redundant Receive STS-3 TOH Processor block declares the LOF defect.</p> <p>0 – Does not configures all “activated” Transmit STS-1 POH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Redundant Receive STS-3 TOH Processor block declares the LOF defect.</p> <p>1 – Configures all “activated” Transmit STS-1POH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Redundant Receive STS-3 TOH Processor block declares the LOF defect.</p> <p>Note:</p> <p>1. In the “long-run” the function of this bit-field is exactly the same as that of Bit 2 (Transmit AIS-P Down-stream – Upon LOF), within the Redundant Receive STS-3 Transport – Auto AIS Control Register (Address Location= 0x1763). The only difference is that this register bit will cause each of the “downstream” Transmit STS-1 POH Processor blocks to IMMEDIATELY begin to transmit the AIS-P condition whenever the Redundant Receive STS-3 TOH Processor block declares the LOF defect. This will permit the user to easily comply with the Telcordia GR-253-CORE requirements of an NE transmitting the AIS-P indicator downstream within 125us of the NE declaring the LOF defect.</p> <p>2. In the case of Bit 2 (Transmit AIS-P Downstream – Upon LOF), several SONET frame periods are required (after the Redundant Receive STS-3 TOH Processor block has declared the LOS defect), before the Transmit STS-1 POH Processor blocks will begin the process of transmitting the AIS-P indicators.</p> <p>3. In addition to setting this bit-field to “1”, the user must also set Bit 0 (Transmit AIS-P via Downstream STS-1s Enable) within this register, in order enable this feature.</p> |
| <p>3</p> | <p>Transmit AIS-P (via Downstream STS-1s) upon SD</p> | <p>R/W</p> | <p>Transmit AIS-P (via Downstream STS-1s) upon SD (Signal Degrade):</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-1 POH Processor blocks (in each channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signals, anytime the Redundant Receive STS-3 TOH Processor block declares the SD defect.</p> <p>0 – Does not configures all “activated” Transmit STS-1 POH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Redundant Receive STS-3 TOH Processor block declares the SD defect.</p> <p>1 – Configures all “activated” Transmit STS-1POH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Redundant Receive STS-3 TOH Processor block declares the SD defect.</p> <p>Note:</p> <p>1. In the “long-run” the function of this bit-field is exactly the same as that of Bit 4 (Transmit AIS-P Down-stream – Upon SD), within the Redundant Receive STS-3 Transport – Auto AIS Control Register (Address Location= 0x1763). The only difference is that this register bit will cause each of the “downstream” Transmit STS-1 POH Processor blocks to IMMEDIATELY begin to transmit the AIS-P condition whenever the Redundant Receive STS-3 TOH Processor block declares the SD defect. This will permit the user to easily comply with the Telcordia GR-253-CORE requirements of an NE transmitting the AIS-P indicator</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--|-----|--|
| | | | <p>downstream within 125us of the NE declaring the LOS defect.</p> <p>2. In the case of Bit 1 (Transmit AIS-P Downstream – Upon LOF), several SONET frame periods are required (after the Redundant Receive STS-3 TOH Processor block has declared the SD defect), before the Transmit STS-1 POH Processor blocks will begin the process of transmitting the AIS-P indicators.</p> <p>3. In addition to setting this bit-field to “1”, the user must also set Bit 0 (Transmit AIS-P via Downstream STS-1s Enable) within this register, in order enable this feature.</p> |
| 2 | Transmit AIS-P (via Downstream STS-1s) upon SF | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon Signal Failure (SF):</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-1 POH Processor blocks (in each channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signals, anytime the Redundant Receive STS-3 TOH Processor block declares an SF condition.</p> <p>0 – Does not configures all “activated” Transmit STS-1 POH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Redundant Receive STS-3 TOH Processor block declares the SF defect.</p> <p>1 – Configures all “activated” Transmit STS-1POH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Redundant Receive STS-3 TOH Processor block declares the SF defect.</p> <p>Note:</p> <p>1. In the “long-run” the function of this bit-field is exactly the same as that of Bit 5 (Transmit AIS-P Down-stream – Upon SF), within the Redundant Receive STS-3 Transport – Auto AIS Control Register (Address Location= 0x1763). The only difference is that this register bit will cause each of the “downstream” Transmit STS-1 POH Processor blocks to IMMEDIATELY begin transmit the AIS-P condition whenever the Redundant Receive STS-3 TOH Processor block declares the SF defect. This will permit the user to easily comply with the Telcordia GR-253-CORE requirements of an NE transmitting the AIS-P indicator downstream within 125us of the NE declaring the SF defect.</p> <p>2. In the case of Bit 5 (Transmit AIS-P Downstream – Upon SF), several SONET frame periods are required (after the Redundant Receive STS-3 TOH Processor block has declared the SF defect), before the Transmit STS-1 POH Processor blocks will begin the process of transmitting the AIS-P indicators.</p> <p>3. In addition to setting this bit-field to “1”, the user must also set Bit 0 (Transmit AIS-P via Downstream STS-1s Enable) within this register, in order enable this feature.</p> |
| 1 | AIS-L Output Enable | R/W | <p>AIS-L Output Enable:</p> <p>This READ/WRITE bit-field, along with Bits 7 (8kHz or STUFF Out Enable) within the “Operation Output Control Register – Byte 1” (Address Location= 0x0150) permit the user to configure the “AIS-L” indicator to be output via the “LOF” output pin (pin AD11).</p> <p>If Bit 7 (within the “Operation Output Control Register – Byte 1”) is set to “0”, then setting this bit-field to “1” configures pin AD11 to function as the AIS-L output indicator.</p> <p>If Bit 7 (within the “Operation Output Control Register – Byte 1”) is set to “0”, then setting this bit-field to “0” configures pin AD11 to function as the LOF output indicator.</p> <p>If Bit 7 (within the “Operation Output Control Register – Byte 1) is set to</p> |

| | | | |
|---|---|-----|---|
| | | | “1”, then this register bit is ignored. |
| 0 | Transmit AIS-P (via Downstream STS-1s) Enable | R/W | <p>Automatic Transmission of AIS-P (via the downstream STS-1s) Enable:</p> <p>This READ/WRITE bit-field permits the user to configure all “activated” Transmit STS-1 POH Processor blocks to automatically transmit the AIS-P indicator, via its “outbound” STS-1 signals, upon detection of an SF, SD, LOS and LOF condition.</p> <p>0 – Does not configure the “activated” Transmit STS-1 POH Processor blocks to automatically transmit the AIS-P indicator, whenever the Redundant Receive STS-3 TOH Processor block declares either the LOS, LOF, SD or SF defects.</p> <p>1 – Configures the “activated” Transmit STS-1 POH Processor blocks to automatically transmit the AIS-P indicator, whenever the Redundant Receive STS-3 TOH Processor block declares either the LOS, LOF, SD or SF defects.</p> |


1.8 TRANSMIT ATM CELL PROCESSOR BLOCK

The register map for the Transmit ATM Cell Processor Block is presented in the Table below. Additionally, a detailed description of each of the “Transmit ATM Cell Processor” block registers is presented below.

In order to provide some orientation for the reader, an illustration of the Functional Block Diagram for the XRT94L33 device, with the “Transmit ATM Cell Processor Blocks “highlighted” is presented below in

Figure 9.

Figure 9: Illustration of the Functional Block Diagram of the XRT94L33 device, with the Transmit ATM Cell Processor Block “High-lighted”.



1.8.1 TRANSMIT ATM CELL PROCESSOR BLOCK REGISTER

Table 208: Transmit ATM Cell Processor Block Register Address Map

| TRANSMIT ATM CELL PROCESSOR/ PPP PROCESSOR BLOCK REGISTERS | | |
|---|--|------|
| Note: <i>N</i> represents the “Channel Number” and ranges in value from 0x02 to 0x04 | | |
| 0xNF00 | Transmit ATM Cell Processor Control Register – Byte 3 | 0x00 |
| 0xNF01 | Transmit ATM Cell Processor Control Register – Byte 2 | 0x00 |
| 0xNF02 | Transmit ATM Cell Processor Control Register – Byte 1 | 0x00 |
| 0xNF03 | Transmit ATM Cell/PPP Processor Control Register – Byte 0 | 0x00 |
| 0xNF04 | Transmit ATM Status Register | 0x00 |
| 0xNF05 – 0xNF0A | Reserved | 0x00 |
| 0xNF0B | Transmit ATM Cell/PPP Processor Interrupt Status Register | 0x00 |
| 0xNF0C – 0xNF0E | Reserved | 0x00 |
| 0xNF0F | Transmit ATM Cell/PPP Processor Interrupt Enable Register | 0x00 |
| 0xNF10 – 0xNF12 | Reserved | 0x00 |
| 0xNF13 | Transmit ATM Cell Insertion/Extraction Memory Control Register | 0x00 |
| 0xNF14 | Transmit ATM Cell Insertion/Extraction Memory – Byte 3 | 0x00 |
| 0xNF15 | Transmit ATM Cell Insertion/Extraction Memory – Byte 2 | 0x00 |
| 0xNF16 | Transmit ATM Cell Insertion/Extraction Memory – Byte 1 | 0x00 |
| 0xNF17 | Transmit ATM Cell Insertion/Extraction Memory – Byte 0 | 0x00 |
| 0xNF18 | Transmit ATM Cell – Idle Cell Header Byte # 1 Register | 0x00 |
| 0xNF19 | Transmit ATM Cell – Idle Cell Header Byte # 2 Register | 0x00 |
| 0xNF1A | Transmit ATM Cell – Idle Cell Header Byte # 3 Register | 0x00 |
| 0xNF1B | Transmit ATM Cell – Idle Cell Header Byte # 4 Register | 0x00 |
| 0xNF1C – 0xNF1E | Reserved | 0x00 |
| 0xNF1F | Transmit ATM Cell – Idle Cell Payload Byte Register | 0x00 |
| 0xNF20 | Transmit ATM Cell – Test Cell Header Byte # 1 Register | 0x00 |
| 0xNF21 | Transmit ATM Cell – Test Cell Header Byte # 2 Register | 0x00 |
| 0xNF22 | Transmit ATM Cell – Test Cell Header Byte # 3 Register | 0x00 |
| 0xNF23 | Transmit ATM Cell – Test Cell Header Byte # 4 Register | 0x00 |
| 0xNF24 – 0xNF27 | Reserved | 0x00 |
| 0xNF28 | Transmit ATM Cell – Cell Count Register – Byte 3 | 0x00 |

| | | |
|--------------------|---|------|
| 0xNF29 | Transmit ATM Cell – Cell Count Register – Byte 2 | 0x00 |
| 0xNF2A | Transmit ATM Cell – Cell Count Register – Byte 1 | 0x00 |
| 0xNF2B | Transmit ATM Cell – Cell Count Register – Byte 0 | 0x00 |
| 0xNF2C | Transmit ATM Cell – Discard Cell Count Register – Byte 3 | 0x00 |
| 0xNF2D | Transmit ATM Cell – Discard Cell Count Register – Byte 2 | 0x00 |
| 0xNF2E | Transmit ATM Cell – Discard Cell Count Register – Byte 1 | 0x00 |
| 0xNF2F | Transmit ATM Cell – Discard Cell Count Register – Byte 0 | 0x00 |
| 0xNF30 | Transmit ATM Cell – HEC Byte Error Count Register – Byte 3 | 0x00 |
| 0xNF31 | Transmit ATM Cell – HEC Byte Error Count Register – Byte 2 | 0x00 |
| 0xNF32 | Transmit ATM Cell – HEC Byte Error Count Register – Byte 1 | 0x00 |
| 0xNF33 | Transmit ATM Cell – HEC Byte Error Count Register – Byte 0 | 0x00 |
| 0xNF34 | Transmit ATM Cell – Parity Error Count Register – Byte 3 | 0x00 |
| 0xNF35 | Transmit ATM Cell – Parity Error Count Register – Byte 2 | 0x00 |
| 0xNF36 | Transmit ATM Cell – Parity Error Count Register – Byte 1 | 0x00 |
| 0xNF37 | Transmit ATM Cell – Parity Error Count Register – Byte 0 | 0x00 |
| 0xNF38 – 0xNF42 | Reserved | 0x00 |
| 0xNF43 | Transmit ATM Controller – Transmit ATM Filter # 0 Control Register | 0x00 |
| 0xNF44 | Transmit ATM Controller – Transmit ATM Filter # 0 Pattern – Header Byte 1 | 0x00 |
| 0xNF45 | Transmit ATM Controller – Transmit ATM Filter # 0 Pattern – Header Byte 2 | 0x00 |
| 0xNF46 | Transmit ATM Controller – Transmit ATM Filter # 0 Pattern – Header Byte 3 | 0x00 |
| 0xNF47 | Transmit ATM Controller – Transmit ATM Filter # 0 Pattern – Header Byte 4 | 0x00 |
| 0xNF48 | Transmit ATM Controller – Transmit ATM Filter # 0 Check – Header Byte 1 | 0x00 |
| 0xNF49 | Transmit ATM Controller – Transmit ATM Filter # 0 Check – Header Byte 2 | 0x00 |
| 0xNF4A | Transmit ATM Controller – Transmit ATM Filter # 0 Check – Header Byte 3 | 0x00 |
| 0xNF4B | Transmit ATM Controller – Transmit ATM Filter # 0 Check – Header Byte 4 | 0x00 |
| 0xNF4C | Transmit ATM Cell – Cell Count Register – Byte 3 | 0x00 |
| 0xNF4D | Transmit ATM Cell – Cell Count Register – Byte 2 | 0x00 |
| 0xNF4E | Transmit ATM Cell – Cell Count Register – Byte 1 | 0x00 |
| 0xNF4F | Transmit ATM Cell – Cell Count Register – Byte 0 | 0x00 |
| 0xNF50 – 0xNF52 | Reserved | 0x00 |
| 0xNF53 | Transmit ATM Controller – Transmit ATM Filter # 1 Control Register | 0x00 |
| 0xNF54 | Transmit ATM Controller – Transmit ATM Filter # 1 Pattern – Header Byte 1 | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|--------------------|---|------|
| 0xNF55 | Transmit ATM Controller – Transmit ATM Filter # 1 Pattern – Header Byte 2 | 0x00 |
| 0xNF56 | Transmit ATM Controller – Transmit ATM Filter # 1 Pattern – Header Byte 3 | 0x00 |
| 0xNF57 | Transmit ATM Controller – Transmit ATM Filter # 1 Pattern – Header Byte 4 | 0x00 |
| 0xNF58 | Transmit ATM Controller – Transmit ATM Filter # 1 Check – Header Byte 1 | 0x00 |
| 0xNF59 | Transmit ATM Controller – Transmit ATM Filter # 1 Check – Header Byte 2 | 0x00 |
| 0xNF5A | Transmit ATM Controller – Transmit ATM Filter # 1 Check – Header Byte 3 | 0x00 |
| 0xNF5B | Transmit ATM Controller – Transmit ATM Filter # 1 Check – Header Byte 4 | 0x00 |
| 0xNF5C | Transmit ATM Cell – Cell Count Register - Byte 3 | 0x00 |
| 0xNF5D | Transmit ATM Cell – Cell Count Register – Byte 2 | 0x00 |
| 0xNF5E | Transmit ATM Cell – Cell Count Register – Byte 1 | 0x00 |
| 0xNF5F | Transmit ATM Cell – Cell Count Register – Byte 0 | 0x00 |
| 0xNF60 – 0xNF62 | Reserved | 0x00 |
| 0xNF63 | Transmit ATM Controller – Transmit ATM Filter # 2 Control Register | 0x00 |
| 0xNF64 | Transmit ATM Controller – Transmit ATM Filter # 2 Pattern – Header Byte 1 | 0x00 |
| 0xNF65 | Transmit ATM Controller – Transmit ATM Filter # 2 Pattern – Header Byte 2 | 0x00 |
| 0xNF66 | Transmit ATM Controller – Transmit ATM Filter # 2 Pattern – Header Byte 3 | 0x00 |
| 0xNF67 | Transmit ATM Controller – Transmit ATM Filter # 2 Pattern – Header Byte 4 | 0x00 |
| 0xNF68 | Transmit ATM Controller – Transmit ATM Filter # 2 Check – Header Byte 1 | 0x00 |
| 0xNF69 | Transmit ATM Controller – Transmit ATM Filter # 2 Check – Header Byte 2 | 0x00 |
| 0xNF6A | Transmit ATM Controller – Transmit ATM Filter # 2 Check – Header Byte 3 | 0x00 |
| 0xNF6B | Transmit ATM Controller – Transmit ATM Filter # 3 Check – Header Byte 4 | 0x00 |
| 0xNF6C | Transmit ATM Cell – Cell Count Register – Byte 3 | 0x00 |
| 0xNF6D | Transmit ATM Cell – Cell Count Register – Byte 2 | 0x00 |
| 0xNF6E | Transmit ATM Cell – Cell Count Register – Byte 1 | 0x00 |
| 0xNF6F | Transmit ATM Cell – Cell Count Register – Byte 0 | 0x00 |
| 0xNF70 – 0xNF72 | Reserved | 0x00 |
| 0xNF73 | Transmit ATM Controller – Transmit ATM Filter # 3 Control Register | 0x00 |
| 0xNF74 | Transmit ATM Controller – Transmit ATM Filter # 3 Pattern – Header Byte 1 | 0x00 |
| 0xNF75 | Transmit ATM Controller – Transmit ATM Filter # 3 Pattern – Header Byte 2 | 0x00 |
| 0xNF76 | Transmit ATM Controller – Transmit ATM Filter # 3 Pattern – Header Byte 3 | 0x00 |
| 0xNF77 | Transmit ATM Controller – Transmit ATM Filter # 3 Pattern – Header Byte 4 | 0x00 |
| 0xNF78 | Transmit ATM Controller – Transmit ATM Filter # 3 Check – Header Byte 1 | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|--------------------|---|------|
| 0xNF79 | Transmit ATM Controller – Transmit ATM Filter # 3 Check – Header Byte 2 | 0x00 |
| 0xNF7A | Transmit ATM Controller – Transmit ATM Filter # 3 Check – Header Byte 3 | 0x00 |
| 0xNF7B | Transmit ATM Controller – Transmit ATM Filter # 3 Check – Header Byte 4 | 0x00 |
| 0xNF7C | Transmit ATM Cell – Cell Count Register – Byte 3 | 0x00 |
| 0xNF7D | Transmit ATM Cell – Cell Count Register – Byte 2 | 0x00 |
| 0xNF7E | Transmit ATM Cell – Cell Count Register – Byte 1 | 0x00 |
| 0xNF7F | Transmit ATM Cell – Cell Count Register – Byte 0 | 0x00 |
| 0xNF80 – 0xN102 | Reserved | 0x00 |

1.8.2 TRANSMIT ATM CELL PROCESSOR BLOCK REGISTER DESCRIPTION

Table 209: Transmit ATM Cell Processor Block – Transmit ATM Control Register – Byte 3 (Address = 0xNF00)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|-------|
| Unused | | | | | | | |
| | | | | | | | |
| | | | | | | | |

Table 210: Transmit ATM Cell Processor Block – Transmit ATM Control Register – Byte 2 (Address = 0xNF01)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|------------------------------------|
| Unused | | | | | | | Transmit ATM Cell Processor Enable |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------------|------|---|
| 7 - 1 | Unused | R/O | |
| 0 | Transmit ATM Cell Processor Enable | R/W | <p>Transmit ATM Cell Processor Block Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the Transmit ATM Cell Processor block. If the user wishes to operate a given Channel in the ATM Mode, then he/she must enable the Transmit ATM Cell Processor Block.</p> <p>0 – Disables the Transmit ATM Cell Processor Block</p> <p>1 – Enables the Transmit ATM Cell Processor Block</p> <p>Note: The user must set this bit-field to “1” before he/she begins to write ATM cell data into the Transmit UTOPIA Interface block.</p> |

Table 211: Transmit ATM Cell Processor Block – Transmit ATM Control Register – Byte 1 (Address = 0xNF02)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|---------------|------------------------------|------------------------------|------------------------------|------------------------------|---------------------------|----------------------------|
| Test Cell Transmit Mode Enable | ONE SHOT MODE | GFC Insertion Enable - Bit 3 | GFC Insertion Enable – Bit 2 | GFC Insertion Enable – Bit 1 | GFC Insertion Enable – Bit 0 | COSET Polynomial Addition | Regenerate HEC Byte Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|---|
| 7 | Test Cell Transmit Mode Enable | R/W | <p>Test Cell Transmit Mode Enable:</p> <p>This READ/WRITE bit-field permits the user to enable the Test Cell Transmitter (within the Transmit ATM Cell Processor Block). The user must implement this configuration option in order to perform diagnostic operations with Test Cells.</p> <p>0 – Disables the Test Cell Transmitter. 1 – Enables the Test Cell Transmitter.</p> <p>Notes: For normal operation, the user should set this bit-field to “1”.</p> |
| 6 | One Shot Mode | R/W | <p>One Shot Mode:</p> <p>If the user has enabled the Test Cell Transmitter, then this READ/WRITE bit-field permits the user to either configure the Test Cell Transmitter into the “One-Shot” or in the “Continuous” Mode.</p> <p>If the user configures the Test Cell Transmitter into the “One-Shot” Mode, then (whenever the user implements a “0 to 1” transition within Bit 7 [Test Cell Transmit Mode Enable] of this register) then the Test Cell Transmitter will generate and transmit 1024 test cells. Afterwards, the Test Cell Transmitter will halt its transmission of Test Cells until the user implements another “0 to 1 transition” within Bit 7 (Test Cell Transmit Mode Enable) within this register.</p> <p>If the user configures the Test Cell Transmitter into the “Continuous” Mode, then the Test Cell Transmitter will continuously generate and transmit test cells for the duration that Bit 7 (Test Cell Transmit Mode Enable) is set to “1”.</p> <p>0 – Configures the Test Cell Transmitter to operate in the “Continuous” Mode. 1 – Configures the “Test Cell Transmitter” to operate in the “One-Shot” Mode.</p> |
| 5 | GFC Insertion Enable – Bit 3 | R/W | |
| 4 | GFC Insertion Enable – Bit 2 | R/W | |
| 3 | GFC Insertion Enable – Bit 1 | R/W | |
| 2 | GFC Insertion Enable – Bit 0 | R/W | |
| 1 | COSET Polynomial Addition | R/W | <p>COSET Polynomial Addition:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit ATM Cell Processor block to modulo-add the COSET Polynomial (e.g., $x^6 + x^4 + x^2 + 1$) to the HEC byte value, within each “outbound”</p> |

| | | | |
|---|----------------------------|-----|--|
| | | | <p>ATM cell.</p> <p>0 – Configures the Transmit ATM Cell Processor block to NOT modulo-add the COSET Polynomial to the HEC byte within each outbound ATM cell.</p> <p>1 – Configures the Transmit ATM Cell Processor block to modulo-add the COSET Polynomial to the HEC byte within each outbound ATM cell.</p> |
| 0 | Regenerate HEC Byte Enable | R/W | <p>Regenerate HEC Byte Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit ATM Cell Processor block to automatically re-compute and insert a new HEC byte into each ATM cell (that it receives from the Transmit UTOPIA Interface block) that contains an uncorrectable HEC byte.</p> <p>0 – Does not configure the Transmit ATM Cell Processor block to compute and insert a new HEC byte into ATM cells that contains an “uncorrectable” HEC Byte error.</p> <p>1 – Configures the Transmit ATM Cell Processor block to compute and insert a new HEC byte into ATM cells that contains an “uncorrectable” HEC Byte error.</p> |

Table 212: Transmit ATM Cell Processor Block – Transmit ATM Control – Byte 0 (Address = 0xNF03)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------|-----------------------|-------------------------------------|--|------------------------------|----------|-------|------------------|
| HEC Byte Invert | HEC Byte Check Enable | Transmit UTOPIA Parity Check Enable | Transmit UTOPIA Parity Error – Discard | Transmit UTOPIA – ODD Parity | Reserved | | Scrambler Enable |
| R/W | R/W | R/W | R/W | R/W | R/O | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 | HEC Byte Invert | R/W | HEC Byte Invert: |
| 6 | HEC Byte Check Enable | R/W | <p>HEC Byte Check Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit ATM Cell Processor block to perform HEC byte checking of all ATM cells that it receives via the Transmit UTOPIA Interface block.</p> <p>0 – Configures the Transmit ATM Cell Processor block to NOT perform HEC byte checking on all ATM cells that it receives via the Transmit UTOPIA Interface block.</p> <p>1 – Configures the Transmit ATM Cell Processor block to perform HEC byte checking on all ATM cells that it receives via the Transmit UTOPIA Interface block.</p> |
| 5 | Transmit UTOPIA Parity Check Enable | R/W | <p>Transmit UTOPIA Parity Check Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable “Transmit UTOPIA Interface” Parity checking.</p> <p>If the user enables “Transmit UTOPIA Interface” Parity Checking, then the Transmit ATM Cell Processor block will compute either the EVEN or ODD parity value (depending upon the setting of Bit 3 within this register) of each byte or 16-bit word that is input via the Transmit UTOPIA Data Bus input pins: (TxUData[15:0]). Afterwards, the Transmit ATM Cell Processor block will compare this “locally computed” parity value with that which the ATM Layer Processor has provided to the “TxUPrty” input pin. If the Transmit ATM Cell Processor detects any discrepancies between these two parity values (e.g., any parity errors) then it will take action based upon the user’s settings for Bit 4 (Transmit UTOPIA Parity Error – Discard).</p> <p>0 – Disables “Transmit UTOPIA Interface” Parity Checking.</p> <p>1 – Enables “Transmit UTOPIA Interface” Parity Checking.</p> |
| 4 | Transmit UTOPIA Parity Error - Discard | R/W | <p>Transmit UTOPIA Parity Error – Discard Cell:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit ATM Cell Processor block to either discard or retain (for further processing) any ATM cell that contains a “Transmit UTOPIA Interface” parity error.</p> <p>0 – Configures the Transmit ATM Cell Processor block to retain (for further processing) all cells that contain “Transmit UTOPIA Interface” parity errors.</p> <p>1 – Configures the Transmit ATM Cell Processor block to discard all cells that contain “Transmit UTOPIA Interface” parity errors.</p> |

| | | | |
|-------|------------------------------|-----|---|
| | | | Notes: <i>This bit-field is only valid if “Transmit UTOPIA Interface” Parity Checking has been enabled.</i> |
| 3 | Transmit UTOPIA – Odd Parity | R/W | <p>Transmit UTOPIA Parity Value – ODD Parity:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit ATM Cell Processor block to compute either the EVEN or ODD parity value for each byte or 16-bit word within each cell that it processes. Each of these parity values will ultimately be compared with the value that is input via the “TxUPrty” input pin (on the Transmit UTOPIA Interface block) coincident to when ATM cell data is being applied to the “TxUData[15:0]” input pins.</p> <p>0 – Configures the Transmit ATM Cell Processor block to compute and verify the EVEN Parity value of each byte (or 16-bit word) of ATM cell data that it processes.</p> <p>1 – Configures the Transmit ATM Cell Processor block to compute and verify the ODD Parity value of each byte (or 16-bit word) of ATM cell data that it processes.</p> <p>Notes: <i>This bit-field is only value if “Transmit UTOPIA Interface” Parity Checking has been enabled.</i></p> |
| 2 - 1 | Reserved | R/O | |
| 0 | Scrambler Enable | | <p>Cell Payload Scrambler Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Cell Payload Scrambler”. If the user enables the “Cell Payload Scrambler” then the Transmit ATM Cell Processor will payload self-synchronous scrambling on all cell payloads bytes (within each outbound ATM cell) with the $x^{43}+1$ polynomial.</p> <p>0 – Disables the Cell Payload Scrambler</p> <p>1 – Enables the Cell Payload Scrambler</p> |

Table 213: Transmit ATM Cell Processor Block – Transmit ATM Status Register (Address = 0xNF04)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|---------------|
| Unused | | | | | | | One Shot DONE |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------|------|---|
| 7 - 1 | Unused | R/O | |
| 0 | One Shot DONE | R/O | <p>One Shot DONE:</p> <p>This READ-ONLY bit-field indicates whether or not the Test Cell Transmitter has completed its transmission of 1024 test cells, following the instant that the user has commanded the Test Cell to transmit this burst of 1024 cells.</p> <p>0 – Indicates that the Test Cell Transmitter has NOT completed its transmission of 1024 test cells.</p> <p>1 – Indicates that the Test Cell Transmitter has completed its transmission of 1024 test cells since the last “Transmit Test Cell – One Shot” command.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. This bit-field is only valid if (1) the Test Cell Transmitter is active and (2) if the Test Cell Transmitter has been configured to operate in the “One-Shot” Mode. 2. Once this bit-field has been set to “1”, it will remain at “1” until the user executes another “Transmit Test Cell – One Shot” command. |

Table 214: Transmit ATM Cell Processor Block – Transmit ATM Interrupt Status Register (Address = 0xNF0B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|---|--|---|--|--|--|
| Unused | | Transmit Cell Extraction Interrupt Status | Transmit Cell Insertion Interrupt Status | Transmit Cell Extraction Memory Overflow Interrupt Status | Transmit Cell Insertion Memory Overflow Interrupt Status | Detection of HEC Byte Error Interrupt Status | Detection of Transmit UTOPIA Parity Error Interrupt Status |
| R/O | R/O | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 6 | Unused | R/O | |
| 5 | Transmit Cell Extraction Interrupt Status | RUR | <p>Transmit Cell Extraction Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Transmit Cell Extraction” interrupt has occurred since the last read of this register.</p> <p>The Transmit ATM Cell Processor block will generate the “Transmit Cell Extraction” Interrupt anytime it receives an incoming ATM cell (from the Tx FIFO) and loads an ATM cell into the “Extraction Memory” Buffer.</p> <p>0 – Indicates that the “Transmit Cell Extraction” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Transmit Cell Extraction” Interrupt has occurred since the last read of this register.</p> |
| 4 | Transmit Cell Insertion Interrupt Status | RUR | <p>Transmit Cell Insertion Interrupt</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Transmit Cell Insertion” interrupt has occurred since the last read of this register.</p> <p>The Transmit ATM Cell Processor block will generate the “Transmit Cell Insertion” Interrupt anytime a cell (residing in the Transmit Cell Insertion Buffer) is read out of the “Transmit Cell Insertion Buffer” and is loaded into the outbound ATM cell traffic.</p> <p>0 – Indicates that the “Transmit Cell Insertion” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Transmit Cell Insertion” Interrupt has occurred since the last read of this register.</p> |
| 3 | Transmit Cell Extraction Memory Overflow Interrupt Status | RUR | <p>Transmit Cell Extraction Memory Overflow Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Transmit Cell Extraction Memory Overflow” Interrupt has occurred since the last read of this register.</p> <p>The Transmit ATM Cell Processor block will generate this interrupt anytime an overflow event has occurred in the “Transmit Cell Extraction Memory” Buffer.</p> <p>0 – Indicates that the Transmit ATM Cell Processor block has NOT declared the “Transmit Cell Extraction Memory Overflow” Interrupt since the last read of this register.</p> <p>1 – Indicates that the Transmit ATM Cell Processor block has declared the “Transmit Cell Extraction Memory Overflow” interrupt since the last</p> |

| | | | |
|---|--|-----|---|
| | | | read of this register. |
| 2 | Transmit Cell Insertion Memory Overflow Interrupt Status | RUR | <p>Transmit Cell Insertion Memory Overflow Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the Transmit Cell Insertion Memory Overflow Interrupt has occurred since the last read of this register.</p> <p>The Transmit ATM Cell Processor block will generate this interrupt anytime an overflow event has occurred in the “Transmit Cell Insertion Memory” Buffer.</p> <p>0 – Indicates that the Transmit ATM Cell Processor block has NOT declared the “Transmit Cell Insertion Memory Overflow” interrupt since the last read of this register.</p> <p>1 – Indicates that the Transmit ATM Cell Processor block has declared the “Transmit Cell Insertion Memory Overflow” interrupt since the last read of this register.</p> |
| 1 | Detection of HEC Byte Error Interrupt | RUR | <p>Detection of HEC Byte Error Interrupt:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Transmit ATM Cell Processor block” has declared the “Detection of HEC Byte Error” Interrupt since the last read of this register.</p> <p>The Transmit ATM Cell Processor block will generate this interrupt anytime it has received an ATM cell (from the Tx FIFO) that contains a HEC byte error.</p> <p>0 – Indicates that the Transmit ATM Cell Processor block has NOT declared the “Detection of HEC Byte Error” Interrupt since the last read of this register.</p> <p>1 – Indicates that the Transmit ATM Cell Processor block has declared the “Detection of HEC Byte Error” Interrupt since the last read of this register.</p> |
| 0 | Detection of Transmit UTOPIA Parity Error Interrupt | | <p>Detection of Transmit UTOPIA Parity Error Interrupt:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Transmit ATM Cell Processor” block has declared the “Detection of Transmit UTOPIA Parity Error” Interrupt since the last read of this register.</p> <p>The Transmit ATM Cell Processor block will generate this interrupt anytime it has received an ATM cell byte or 16-bit word (from the Transmit UTOPIA Interface block) that contains a parity error.</p> <p>0 – Indicates that the Transmit ATM Cell Processor block has NOT declared the “Detection of Transmit UTOPIA Parity Error” Interrupt since the last read of this register.</p> <p>1 – Indicates that the Transmit ATM Cell Processor block has declared the “Detection of Transmit UTOPIA Parity Error” Interrupt since the last read of this register.</p> |

Table 215: Transmit ATM Cell Processor Block – Transmit ATM Interrupt Enable Register (Address = 0xNF0F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|---|--|---|--|--|--|
| Unused | | Transmit Cell Extraction Interrupt Enable | Transmit Cell Insertion Interrupt Enable | Transmit Cell Extraction Memory Overflow Interrupt Enable | Transmit Cell Insertion Memory Overflow Interrupt Enable | Detection of HEC Byte Error Interrupt Enable | Detection of Transmit UTOPIA Parity Error Interrupt Enable |
| R/O | R/O | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 6 | Unused | | |
| 5 | Transmit Cell Extraction Interrupt Enable | R/W | <p>Transmit Cell Extraction Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Transmit Cell Extraction” Interrupt.</p> <p>If the user enables this feature, then the Transmit ATM Cell Processor block will generate the “Transmit Cell Extraction” Interrupt anytime it receives an incoming ATM cell (from the TxFIFO) and loads this ATM cell into the “Transmit Extraction Memory” Buffer.</p> <p>0 – Disables the “Transmit Cell Extraction” Interrupt. 1 – Enables the “Transmit Cell Extraction” Interrupt</p> |
| 4 | Transmit Cell Insertion Interrupt Enable | R/W | <p>Transmit Cell Insertion Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Transmit Cell Insertion” Interrupt.</p> <p>If the user enables this feature, then the Transmit ATM Cell Processor block will generate the “Transmit Cell Insertion” Interrupt anytime a cell (residing in the “Transmit Cell Insertion” Buffer) is read out of the “Transmit Cell Insertion” Buffer and is loaded into the “outbound” ATM cell traffic.</p> <p>0 – Disables the Transmit Cell Insertion Interrupt. 1 – Enables the Transmit Cell Insertion Interrupt.</p> |
| 3 | Transmit Cell Extraction Memory Overflow Interrupt Enable | R/W | <p>Transmit Cell Extraction Memory Overflow Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Transmit Cell Extraction Memory Overflow” Interrupt.</p> <p>If the user enables this interrupt, then the Transmit ATM Cell Processor block will generate an interrupt any time an overflow event has occurred in the “Transmit Cell Extraction Memory” buffer.</p> <p>0 – Disables the Transmit Cell Extraction Memory Overflow Interrupt. 1 – Enables the Transmit Cell Extraction Memory Overflow Interrupt.</p> |
| 2 | Transmit Cell Insertion Memory Overflow Interrupt Enable | R/W | <p>Transmit Cell Insertion Memory Overflow Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Transmit Cell Insertion Memory Overflow” Interrupt.</p> <p>If the user enables this interrupt, then the Transmit ATM Cell Processor block will generate an interrupt any time an overflow event has occurred in the “Transmit Cell Insertion Memory” buffer.</p> |

| | | | |
|---|--|-----|---|
| | | | <p>0 – Disables the Transmit Cell Insertion Memory Overflow Interrupt. 1 – Enables the Transmit Cell Insertion Memory Overflow Interrupt.</p> |
| 1 | Detection of HEC Byte Error Interrupt Enable | R/W | <p>Detection of HEC Byte Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of HEC Byte Error Interrupt” within the Transmit ATM Cell Processor Block.</p> <p>If the user enables this interrupt, then the Transmit ATM Cell Processor block will generate an interrupt each time it receives an ATM cell (from the Tx FIFO) that contains a HEC Byte error.</p> <p>0 – Disables the “Detection of HEC Byte Error” Interrupt. 1 – Enables the “Detection of HEC Byte Error” Interrupt</p> |
| 0 | Detection of Transmit UTOPIA Parity Error Interrupt Enable | | <p>Detection of Transmit UTOPIA Parity Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of Transmit UTOPIA Parity Error” Interrupt within the Transmit ATM Cell Processor block.</p> <p>If the user enables this interrupt, then the Transmit ATM Cell Processor block will generate an interrupt each time it receives an ATM cell byte or 16-bit word (from the Tx FIFO) that contains a parity error.</p> <p>0 – Disables the “Detection of Transmit UTOPIA Parity Error” Interrupt. 1 – Enables the “Detection of Transmit UTOPIA Parity Error” Interrupt.</p> |

Table 216: Transmit ATM Cell Processor Block – Transmit ATM Cell Insertion/Extraction Memory Control Register (0xNF13)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|--|--------------------------------------|---------------------------------------|-------------------------------------|-------------------------------------|
| Unused | | | Transmit Cell Extraction Memory RESET* | Transmit Cell Extraction Memory CLAV | Transmit Cell Insertion Memory RESET* | Transmit Cell Insertion Memory ROOM | Transmit Cell Insertion Memory WSOC |
| R/O | R/O | R/O | R/W | R/O | R/W | R/O | W/O |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7-5 | Unused | | |
| 4 | Transmit Cell Extraction Memory RESET* | R/W | <p>Transmit Cell Extraction Memory RESET*:</p> <p>This READ/WRITE bit-field permits the user to perform a REST operation to the Transmit Cell Extraction Memory.</p> <p>If the user writes a “1-to-0 transition” into this bit-field, then the following events will occur.</p> <ul style="list-style-type: none"> All of the contents of the Transmit Cell Extraction Memory will be flushed. All READ and WRITE pointers will be reset to their default positions. <p>Notes: Following this RESET event, the user must write the value “1” into this bit-field in order to enable normal operation within the Transmit Cell Extraction Memory.</p> |
| 3 | Transmit Cell Extraction Memory CLAV | R/O | <p>Transmit Cell Extraction Memory – Cell Available Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not there is at least ATM cell of data (residing within the Transmit Cell Extraction Memory) that needs to be read out via the Microprocessor Interface.</p> <p>0 – Indicates that the Transmit Cell Extraction Memory is empty and contains no ATM cell data.</p> <p>1 – Indicates that the Transmit Cell Extraction Memory contains at least one ATM cell of data that needs to be read out.</p> <p>Notes: The user should validate each ATM cell that is being read out from the Transmit Cell Extraction memory by checking the state of this bit-field prior to reading out the contents of ATM cell data residing within the Transmit Cell Extraction Memory</p> |
| 2 | Transmit Cell Insertion Memory RESET* | R/W | <p>Transmit Cell Insertion Memory RESET*:</p> <p>This READ/WRITE bit-field permits the user to perform a RESET operation to the Transmit Cell Insertion Memory.</p> <p>If the user writes a “1-to-0 transition” into this bit-field, then the following events will occur.</p> <ul style="list-style-type: none"> All of the contents of the Transmit Cell Insertion Memory will be flushed. All READ and WRITE pointers will be reset to their default positions. <p>Notes: Following this RESET event, the user must write the value “1” into this bit-field in order to enable normal</p> |

| | | | <i>operation of the Transmit Cell Insertion Memory.</i> |
|---|-------------------------------------|-----|--|
| 1 | Transmit Cell Insertion Memory ROOM | R/O | <p>Transmit Cell Insertion Memory – ROOM Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not there is room (e.g., empty space) available for the contents of another ATM cell to be written into the Transmit Cell Insertion Memory.</p> <p>0 – Indicates that the Transmit Cell Insertion Memory does not contain enough empty space to receive another ATM cell via the Microprocessor Interface.</p> <p>1 – Indicates that the Transmit Cell Insertion Memory does contain enough empty space to receive another ATM cell via the Microprocessor Interface.</p> <p>Notes: <i>The user should verify that the Transmit Cell Insertion Memory has sufficient empty space to accept another ATM cell of data (via the Microprocessor Interface) by polling the state of this bit-field prior to writing each cell into the Transmit Cell Insertion Memory.</i></p> |
| 0 | Transmit Cell Insertion Memory WSOC | W/O | <p>Transmit Cell Insertion Memory – Write SOC (Start of Cell):</p> <p>Whenever the user is writing the contents of an ATM cell into the Transmit Cell Insertion Memory, then he/she is suppose to identify/designate the very first byte of this ATM cell by setting this bit-field to “1”. Whenever the user does this, then the Transmit Cell Insertion Memory will “know” that the next octet that is written into the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data Register – Byte 3 (Address = 0xNF14) is designated as the first byte of the ATM cell currently being written into the Transmit Cell Insertion Memory.</p> <p>This bit-field must be set to “0” during all other WRITE operations to the Transmit ATM Cell Processor – Transmit Cell Insertion/Extraction Memory Data Register</p> |

Table 217: Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data – Byte 3 (Address = 0xNF14)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit Cell Insertion/Extraction Memory Data[31:24] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 0 | Transmit Cell Insertion/Extraction Memory Data[31:24] | R/W | <p>Transmit Cell Insertion/Extraction Memory Data[31:24]:</p> <p>These READ/WRITE bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data – Bytes 2 through 0” support the following functions.</p> <ul style="list-style-type: none"> • They function as the address location for the user to write the contents of an “outbound” ATM cell into the Transmit Cell Insertion Memory, via the Microprocessor Interface. • They function as the address location, for which the user to read out the contents of an “inbound” ATM cell from the Receive Cell Extraction Memory, via the Microprocessor Interface. <p>Notes:</p> <ol style="list-style-type: none"> 1. If the user performs a WRITE operation to this (and the other three address locations), then he/she is writing ATM cell data into the Transmit Cell Insertion Memory. 2. If the user performs a READ operation to this (and the other three address locations), then he/she is reading ATM cell data from the Transmit Cell Extraction Memory. 3. READ and WRITE operations must be performed in a “32-bit” (4-byte “word”) manner. Hence, whenever the user performs a READ/WRITE operation to these address locations, he/she must start by writing in or reading out the first byte (of this “4-byte” word) of a given ATM cell, into/from this particular address location. Next, the user must perform the READ/WRITE operation (with the second of this “4-byte” word) to the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 2 register. Afterwards, the user must perform a READ/WRITE operation (with the third of this “4-byte” word) to the Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 1 register. Finally, the user must perform a READ/WRITE operation (with the fourth of this “4-byte” word) to the Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 0 register. When reading out (writing in) the next four bytes of a given ATM Cell, the user must repeat this process with a READ or WRITE operation, from/to this register location, and so on. 4. Whenever the user is writing cell data into the Transmit Cell Insertion Memory, the size of the Cell is always 56 bytes. 5. Whenever the user is reading cell data from the Transmit Cell Extraction Memory, the size of the Cell is always 56 bytes. |

Table 218: Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data – Byte 2 (Address = 0xNF15)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit Cell Insertion/Extraction Memory Data[23:16] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 0 | Transmit Cell Insertion/Extraction Memory Data[23:16] | R/W | <p>Transmit Cell Insertion/Extraction Memory Data[23:16]:</p> <p>These READ/WRITE bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data – Bytes 3, 1 and 0” support the following functions.</p> <p>They function as the address location for the user to write the contents of an “outbound” ATM cell into the Transmit Cell Insertion Memory, via the Microprocessor Interface.</p> <p>They function as the address location, for which the user to read out the contents of an “inbound” ATM cell from the Receive Cell Extraction Memory, via the Microprocessor Interface.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. If the user performs a WRITE operation to this (and the other three address locations), then he/she is writing ATM cell data into the Transmit Cell Insertion Memory. 2. If the user performs a READ operation to this (and the other three address locations), then he/she is reading ATM cell data from the Transmit Cell Extraction Memory. 3. READ and WRITE operations must be performed in a “32-bit” (4-byte “word”) manner. Hence, whenever the user performs a READ/WRITE operation to these address locations, he/she must start by writing in or reading out the first byte (of this “4-byte” word) of a given ATM cell, into/from the Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 3” register. Next, the user must perform the READ/WRITE operation (with the second of this “4-byte” word) to this particular address location. Afterwards, the user must perform a READ/WRITE operation (with the third of this “4-byte” word) to the Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 1 register. Finally, the user must perform a READ/WRITE operation (with the fourth of this “4-byte” word) to the Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 0 register. When reading out (writing in) the next four bytes of a given ATM Cell, the user must repeat this process with a READ or WRITE operation, from/to this register location, and so on. 4. Whenever the user is writing cell data into the Transmit Cell Insertion Memory, the size of the Cell is always 56 bytes. 5. Whenever the user is reading cell data from the Transmit Cell Extraction Memory, the size of the Cell is always 56 bytes. |

Table 219: Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data – Byte 1 (Address = 0xNF16)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Cell Insertion/Extraction Memory Data[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 - 0 | Transmit Cell Insertion/Extraction Memory Data[15:8] | R/W | <p>Transmit Cell Insertion/Extraction Memory Data[15:8]:</p> <p>These READ/WRITE bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data – Bytes 3, 2 and 0” support the following functions.</p> <ul style="list-style-type: none"> • They function as the address location for the user to write the contents of an “outbound” ATM cell into the Transmit Cell Insertion Memory, via the Microprocessor Interface. • They function as the address location, for which the user to read out the contents of an “inbound” ATM cell from the Receive Cell Extraction Memory, via the Microprocessor Interface. <p>Notes:</p> <ol style="list-style-type: none"> 1. If the user performs a WRITE operation to this (and the other three address locations), then he/she is writing ATM cell data into the Transmit Cell Insertion Memory. 2. If the user performs a READ operation to this (and the other three address locations), then he/she is reading ATM cell data from the Transmit Cell Extraction Memory. 3. READ and WRITE operations must be performed in a “32-bit” (4-byte “word”) manner. Hence, whenever the user performs a READ/WRITE operation to these address locations, he/she must start by writing in or reading out the first byte (of this “4-byte” word) of a given ATM cell, into/from the Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 3 register. Next, the user must perform the READ/WRITE operation (with the second of this “4-byte” word) to the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 2 register. Afterwards, the user must perform a READ/WRITE operation (with the third of this “4-byte” word) to this particular register location. Finally, the user must perform a READ/WRITE operation (with the fourth of this “4-byte” word) to the Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 0 register. When reading out (writing in) the next four bytes of a given ATM Cell, the user must repeat this process with a READ or WRITE operation, from/to this register location, and so on. 4. Whenever the user is writing cell data into the Transmit Cell Insertion Memory, the size of the Cell is always 56 bytes. 5. Whenever the user is reading cell data from the Transmit Cell Extraction Memory, the size of the Cell is always 56 bytes. |

Table 220: Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data – Byte 0 (Address = 0xNF17)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit Cell Insertion/Extraction Memory Data[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 0 | Transmit Cell Insertion/Extraction Memory Data[7:0] | R/W | <p>Transmit Cell Insertion/Extraction Memory Data[7:0]:</p> <p>These READ/WRITE bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data – Bytes 3, through 1” support the following functions.</p> <ul style="list-style-type: none"> • They function as the address location for the user to write the contents of an “outbound” ATM cell into the Transmit Cell Insertion Memory, via the Microprocessor Interface. • They function as the address location, for which the user to read out the contents of an “inbound” ATM cell from the Receive Cell Extraction Memory, via the Microprocessor Interface. <p>Notes:</p> <ol style="list-style-type: none"> 1. If the user performs a WRITE operation to this (and the other three address locations), then he/she is writing ATM cell data into the Transmit Cell Insertion Memory. 2. If the user performs a READ operation to this (and the other three address locations), then he/she is reading ATM cell data from the Transmit Cell Extraction Memory. 3. READ and WRITE operations must be performed in a “32-bit” (4-byte “word”) manner. Hence, whenever the user performs a READ/WRITE operation to these address locations, he/she must start by writing in or reading out the first byte (of this “4-byte” word) of a given ATM cell, into/from the Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 3 register. Next, the user must perform the READ/WRITE operation (with the second of this “4-byte” word) to the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 2 register. Afterwards, the user must perform a READ/WRITE operation (with the third of this “4-byte” word) to the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 1” register. Finally, the user must perform a READ/WRITE operation (with the fourth of this “4-byte” word) to this particular register location. When reading out (writing in) the next four bytes of a given ATM Cell, the user must repeat this process with a READ or WRITE operation, from/to this register location, and so on. 4. Whenever the user is writing cell data into the Transmit Cell Insertion Memory, the size of the Cell is always 56 bytes. 5. Whenever the user is reading cell data from the Transmit Cell Extraction Memory, the size of the Cell is always 56 bytes. |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 221: Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Header Byte 1 (Address = 0xNF18)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Idle Cell Header Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit Idle Cell Header Byte – 1 [7:0] | R/W | <p>Transmit Idle Cell Header Byte – 1[7:0]:</p> <p>These READ/WRITE register bits, along with that in “Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Header Byte 2 through Byte 4” registers permit the user to define the header byte pattern of all Idle Cells that are generated by the Transmit ATM Cell Processor block.</p> <p>This register permits the user to define/specify the value of Header Byte # 1 within each Idle Cell that is generated and transmitted by the Transmit ATM Cell Processor block.</p> |

Table 222: Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Header Byte 2 (Address = 0xNF19)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Idle Cell Header Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit Idle Cell Header Byte – 2 [7:0] | R/W | <p>Transmit Idle Cell Header Byte – 2[7:0]:</p> <p>These READ/WRITE register bits, along with that in “Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Header Bytes 1, 3 and 4” registers permit the user to define the header byte pattern of all Idle Cells that are generated by the Transmit ATM Cell Processor block.</p> <p>This register permits the user to define/specify the value of Header Byte # 2 within each Idle Cell that is generated and transmitted by the Transmit ATM Cell Processor block.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 223: Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Header Byte 3 (Address = 0xNF1A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Idle Cell Header Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit Idle Cell Header Byte – 3 [7:0] | R/W | <p>Transmit Idle Cell Header Byte – 3[7:0]:</p> <p>These READ/WRITE register bits, along with that in “Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Header Bytes 1, 2 and 4” registers permit the user to define the header byte pattern of all Idle Cells that are generated by the Transmit ATM Cell Processor block.</p> <p>This register permits the user to define/specify the value of Header Byte # 3 within each Idle Cell that is generated and transmitted by the Transmit ATM Cell Processor block.</p> |

Table 224: Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Header Byte 4 (Address = 0xNF1B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Idle Cell Header Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit Idle Cell Header Byte – 4 [7:0] | R/W | <p>Transmit Idle Cell Header Byte – 4[7:0]:</p> <p>These READ/WRITE register bits, along with that in “Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Header Byte 1 through Byte 3” registers permit the user to define the header byte pattern of all Idle Cells that are generated by the Transmit ATM Cell Processor block.</p> <p>This register permits the user to define/specify the value of Header Byte # 4 within each Idle Cell that is generated and transmitted by the Transmit ATM Cell Processor block.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 225: Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Payload Register (Address = 0xNF1F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit Idle Cell Payload Byte[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|--|
| 7 - 0 | Transmit Idle Cell Payload Byte[7:0] | R/W | <p>Transmit Idle Cell Payload Byte [7:0]:</p> <p>These READ/WRITE register bits permit the user to define the value of the payload bytes of all Idle Cells that are generated and transmitted by the Transmit ATM Cell Processor block.</p> <p>Notes: Each of the 48 payload bytes (within each outbound Idle Cell) will be assigned the value that is written into this register.</p> |

Table 226: Transmit ATM Cell Processor Block – Transmit Test Cell Header Byte – Byte 1 (Address = 0xNF20)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Test Cell Header Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------------|------|--|
| 7 – 0 | Transmit Test Cell Header Byte 1[7:0] | R/W | <p>Receive Test Cell Header Byte 1:</p> <p>These READ/WRITE register bits along with that in the “Transmit ATM Cell Processor Block – Transmit Cell Header Byte – Bytes 2 through 4” permit the user to define the headers of test cells that the Transmit Test Cell Generator will generate.</p> <p>This particular register byte permits the user to define the contents of Header Byte # 1.</p> <p>Notes: These register bits are only active if the Transmit Test Cell Generator has been enabled.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 227: Transmit ATM Cell Processor Block – Transmit Test Cell Header Byte – Byte 2 (Address = 0xNF21)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Test Cell Header Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------------|------|---|
| 7 – 0 | Transmit Test Cell Header Byte 2[7:0] | R/W | <p>Receive Test Cell Header Byte 2:</p> <p>These READ/WRITE register bits along with that in the “Transmit ATM Cell Processor Block – Transmit Cell Header Byte – Bytes 1, 3 and 4” permit the user to define the headers of test cells that the Transmit Test Cell Generator will generate.</p> <p>This particular register byte permits the user to define the contents of Header Byte # 2.</p> <p>Notes: These register bits are only active if the Transmit Test Cell Generator has been enabled.</p> |

Table 228: Transmit ATM Cell Processor Block – Transmit Test Cell Header Byte – Byte 3 (Address = 0xNF22)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Test Cell Header Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------------|------|---|
| 7 – 0 | Transmit Test Cell Header Byte 3[7:0] | R/W | <p>Receive Test Cell Header Byte 3:</p> <p>These READ/WRITE register bits along with that in the “Transmit ATM Cell Processor Block – Transmit Cell Header Byte – Bytes 1, 2 and 4” permit the user to define the headers of test cells that the Transmit Test Cell Generator will generate.</p> <p>This particular register byte permits the user to define the contents of Header Byte # 3.</p> <p>Notes: These register bits are only active if the Transmit Test Cell Generator has been enabled.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 229: Transmit ATM Cell Processor Block – Transmit Test Cell Header Byte – Byte 4 (Address = 0xNF23)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Test Cell Header Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------------|------|---|
| 7 – 0 | Transmit Test Cell Header Byte 4[7:0] | R/W | <p>Receive Test Cell Header Byte 4:</p> <p>These READ/WRITE register bits along with that in the “Transmit ATM Cell Processor Block – Transmit Cell Header Byte – Bytes 1 through 3” permit the user to define the headers of test cells that the Transmit Test Cell Generator will generate.</p> <p>This particular register byte permits the user to define the contents of Header Byte # 4.</p> <p>Notes: <i>These register bits are only active if the Transmit Test Cell Generator has been enabled.</i></p> |

Table 230: Transmit ATM Cell Processor Block – Transmit ATM Cell Counter (Address = 0xNF28)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit ATM Cell Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|---|
| 7 - 0 | Transmit ATM Cell Count[31:24] | RUR | <p>Transmit ATM Cell Count – Byte 3[31:24]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Count – Bytes 2 through 0” registers; contain a 32-bit value for the number of User/Valid cells that have been transmitted by the Transmit ATM Cell Processor block.</p> <p>This particular register contains the MSB (Most Significant Byte) value for this 32-bit expression.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The contents within these registers include all of the following: All ATM cells that have been read out from the Tx FIFO, or the Transmit Cell Insertion Buffer. 2. The contents of these registers do not include the number of Idle Cells that have been generated by the Transmit ATM Cell Processor block. 3. If the number of Cells reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 231: Transmit ATM Cell Processor Block – Transmit ATM Cell Counter (Address = 0xNF29)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit ATM Cell Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|--|
| 7 - 0 | Transmit ATM Cell Count[23:16] | RUR | <p>Transmit ATM Cell Count – Byte 2[23:16]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Count – Bytes 3, 1 and 0” registers; contain a 32-bit value for the number of User/Valid cells that have been transmitted by the Transmit ATM Cell Processor block.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The contents within these registers include all of the following: All ATM cells that have been read out from the TxFIFO, or the Transmit Cell Insertion Buffer. 2. The contents of these registers do not include the number of Idle Cells that have been generated by the Transmit ATM Cell Processor block. 3. If the number of Cells reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 232: Transmit ATM Cell Processor Block – Transmit ATM Cell Counter (Address = 0xNF2A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit ATM Cell Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------|------|---|
| 7 - 0 | Transmit ATM Cell Count[15:8] | RUR | <p>Transmit ATM Cell Count – Byte 1[15:8]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Count – Bytes 3, 2 and 0” registers; contain a 32-bit value for the number of User/Valid cells that have been transmitted by the Transmit ATM Cell Processor block.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The contents within these registers include all of the following: All ATM cells that have been read out from the TxFIFO, or the Transmit Cell Insertion Buffer. 2. The contents of these registers do not include the number of Idle Cells that have been generated by the Transmit ATM Cell Processor block. 3. If the number of Cells reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 233: Transmit ATM Cell Processor Block – Transmit ATM Cell Counter (Address = 0xNF2B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit ATM Cell Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------|------|--|
| 7 - 0 | Transmit ATM Cell Count[7:0] | RUR | <p>Transmit ATM Cell Count – Byte 0[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Count – Bytes 3 through 1” registers; contain a 32-bit value for the number of User/Valid cells that have been transmitted by the Transmit ATM Cell Processor block.</p> <p>This particular register contains the LSB (Least Significant Byte) value for this 32-bit expression.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The contents within these registers include all of the following: All ATM cells that have been read out from the Tx FIFO, or the Transmit Cell Insertion Buffer. 2. The contents of these registers do not include the number of Idle Cells that have been generated by the Transmit ATM Cell Processor block. 3. If the number of Cells reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 234: Transmit ATM Cell Processor Block – Transmit ATM Cell Discard Cell Count – Byte 3 (Address = 0xNF2C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit – Discard Cell Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|--|
| 7 - 0 | Transmit – Discard Cell Count[31:24] | RUR | <p>Transmit – Discard Cell Count – Byte 3[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit ATM Cell Discard Cell Count – Bytes 2 through 0” registers; contain a 32-bit value for the number of ATM cells that have been discarded by the Transmit ATM Cell Processor block.</p> <p>This particular register contains the MSB (Most Significant Byte) value of this 32-bit expression.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The contents within these register includes all ATM cells that contain either a HEC Byte error or a “Transmit UTOPIA Parity” error. 2. If the number of Cells reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 235: Transmit ATM Cell Processor Block – Transmit ATM Cell Discard Cell Count – Byte 2 (Address = 0xNF2D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit – Discard Cell Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|---|
| 7 - 0 | Transmit – Discard Cell Count[23:16] | RUR | <p>Transmit – Discard Cell Count – Byte 2[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit ATM Cell Discard Cell Count – Bytes 3, 1 and 0” registers; contain a 32-bit value for the number of ATM cells that have been discarded by the Transmit ATM Cell Processor block.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The contents within these register includes all ATM cells that contain either a HEC Byte error or a “Transmit UTOPIA Parity” error. 2. If the number of Cells reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 236: Transmit ATM Cell Processor Block – Transmit ATM Cell Discard Cell Count – Byte 1 (Address = 0xNF2E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit – Discard Cell Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------------|------|---|
| 7 - 0 | Transmit – Discard Cell Count[15:8] | RUR | <p>Transmit – Discard Cell Count – Byte 1[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit ATM Cell Discard Cell Count – Bytes 3, 2 and 0” registers; contain a 32-bit value for the number of ATM cells that have been discarded by the Transmit ATM Cell Processor block.</p> <p>Notes:</p> <ol style="list-style-type: none"> The contents within these register includes all ATM cells that contain either a HEC Byte error or a “Transmit UTOPIA Parity” error. If the number of Cells reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 237: Transmit ATM Cell Processor Block – Transmit ATM Cell Discard Cell Count – Byte 0 (Address = 0xNF2F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit – Discard Cell Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------------|------|---|
| 7 - 0 | Transmit – Discard Cell Count[7:0] | RUR | <p>Transmit – Discard Cell Count – Byte 0[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit ATM Cell Discard Cell Count – Bytes 3 through 1” registers; contain a 32-bit value for the number of ATM cells that have been discarded by the Transmit ATM Cell Processor block.</p> <p>This particular register contains the LSB (Least Significant Byte) value of this 32-bit expression.</p> <p>Notes:</p> <ol style="list-style-type: none"> The contents within these register includes all ATM cells that contain either a HEC Byte error or a “Transmit UTOPIA Parity” error. If the number of Cells reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 238: Transmit ATM Cell Processor Block – Transmit ATM HEC Byte Error Count Register – Byte 3 (Address = 0xNF30)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit – HEC Byte Error Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit – HEC Byte Error Count[31:24] | RUR | <p>Transmit – HEC Byte Error Count – Byte 3[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit ATM HEC Byte Error Count Register – Bytes 2 through 0” register; contain a 32-bit value for the number of ATM cells that contain HEC byte errors (as detected by the Transmit ATM Cell Processor block).</p> <p>This particular register functions as the MSB (Most Significant Byte) for this 32-bit expression.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. This register is valid if the Transmit ATM Cell Processor block has been configured to compute and verify the HEC byte of each ATM cell that it receives from the TxFIFO or the “Transmit Cell Insertion Buffer”. 2. If the number of cells reaches the value “0xFFFFFFFF”, then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 239: Transmit ATM Cell Processor Block – Transmit ATM HEC Byte Error Count Register – Byte 2 (Address = 0xNF31)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit – HEC Byte Error Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit – HEC Byte Error Count[23:16] | RUR | <p>Transmit – HEC Byte Error Count – Byte 2[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit ATM HEC Byte Error Count Register – Bytes 3, 1 and 0” register; contain a 32-bit value for the number of ATM cells that contain HEC byte errors (as detected by the Transmit ATM Cell Processor block).</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. This register is valid if the Transmit ATM Cell Processor block has been configured to compute and verify the HEC byte of each ATM cell that it receives from the TxFIFO or the “Transmit Cell Insertion Buffer”. 2. If the number of cells reaches the value “0xFFFFFFFF”, then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 240: Transmit ATM Cell Processor Block – Transmit ATM HEC Byte Error Count Register – Byte 1 (Address = 0xNF32)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit – HEC Byte Error Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------------|------|--|
| 7 – 0 | Transmit – HEC Byte Error Count[15:8] | RUR | <p>Transmit – HEC Byte Error Count – Byte 1[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit ATM HEC Byte Error Count Register – Bytes 3, 2 and 0” register; contain a 32-bit value for the number of ATM cells that contain HEC byte errors (as detected by the Transmit ATM Cell Processor block).</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. This register is valid if the Transmit ATM Cell Processor block has been configured to compute and verify the HEC byte of each ATM cell that it receives from the Tx FIFO or the “Transmit Cell Insertion Buffer”. 2. If the number of cells reaches the value “0xFFFFFFFF”, then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 241: Transmit ATM Cell Processor Block – Transmit ATM HEC Byte Error Count Register – Byte 0 (Address = 0xNF33)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit – HEC Byte Error Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|---|
| 7 – 0 | Transmit – HEC Byte Error Count[7:0] | RUR | <p>Transmit – HEC Byte Error Count – Byte 0[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit ATM HEC Byte Error Count Register – Bytes 3 through 1” register; contain a 32-bit value for the number of ATM cells that contain HEC byte errors (as detected by the Transmit ATM Cell Processor block).</p> <p>This particular register functions as the LSB (Least Significant Byte) for this 32-bit expression.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. This register is valid if the Transmit ATM Cell Processor block has been configured to compute and verify the HEC byte of each ATM cell that it receives from the Tx FIFO or the “Transmit Cell Insertion Buffer”. 2. If the number of cells reaches the value “0xFFFFFFFF”, then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 242: Transmit ATM Cell Processor Block – Transmit UTOPIA Parity Error Count Register – Byte 3 (Address = 0xNF34)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit UTOPIA – Parity Error Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 - 0 | Transmit UTOPIA – Parity Error Count[31:24] | RUR | <p>Transmit UTOPIA Parity Error Count – Byte 3[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit UTOPIA Parity Error Count Register – Bytes 2 through 0” registers; contains a 32-bit value for the number of ATM cells that contain “Transmit UTOPIA” Parity (byte or word) errors (as detected by the Transmit ATM Cell Processor block).</p> <p>This particular register functions as the MSB (Most Significant Byte) for this 32-bit expression.</p> <p>Notes: if the number of cells reaches the value “0xFFFFFFFF”, then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”).</p> |

Table 243: Transmit ATM Cell Processor Block – Transmit UTOPIA Parity Error Count Register – Byte 2 (Address = 0xNF35)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit UTOPIA – Parity Error Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 - 0 | Transmit UTOPIA – Parity Error Count[23:16] | RUR | <p>Transmit UTOPIA Parity Error Count – Byte 2[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit UTOPIA Parity Error Count Register – Bytes 3, 1 and 0” registers; contains a 32-bit value for the number of ATM cells that contain “Transmit UTOPIA” Parity (byte or word) errors (as detected by the Transmit ATM Cell Processor block).</p> <p>Notes: if the number of cells reaches the value “0xFFFFFFFF”, then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 244: Transmit ATM Cell Processor Block – Transmit UTOPIA Parity Error Count Register – Byte 1 (Address = 0xNF36)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit UTOPIA – Parity Error Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 - 0 | Transmit UTOPIA – Parity Error Count[15:8] | RUR | <p>Transmit UTOPIA Parity Error Count – Byte 1[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit UTOPIA Parity Error Count Register – Bytes 3, 2 and 0” registers; contains a 32-bit value for the number of ATM cells that contain “Transmit UTOPIA” Parity (byte or word) errors (as detected by the Transmit ATM Cell Processor block).</p> <p>Notes: if the number of cells reaches the value “0xFFFFFFFF”, then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”).</p> |

Table 245: Transmit ATM Cell Processor Block – Transmit UTOPIA Parity Error Count Register – Byte 0 (Address = 0xNF37)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit UTOPIA – Parity Error Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 0 | Transmit UTOPIA – Parity Error Count[7:0] | RUR | <p>Transmit UTOPIA Parity Error Count – Byte 0[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit UTOPIA Parity Error Count Register – Bytes 3 through 1” registers; contains a 32-bit value for the number of ATM cells that contain “Transmit UTOPIA” Parity (byte or word) errors (as detected by the Transmit ATM Cell Processor block).</p> <p>This particular register functions as the LSB (Least Significant Byte) for this 32-bit expression.</p> <p>Notes: if the number of cells reaches the value “0xFFFFFFFF”, then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”).</p> |

Table 246: Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Filter 0 (Address = 0xNF43)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|--------------------------------------|------------------|---------------------|-------------------------|
| Unused | | | | Transmit User Cell Filter # 0 Enable | Copy Cell Enable | Discard Cell Enable | Filter if Pattern Match |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|---|
| 7 - 4 | Unused | R/O | |
| 3 | Transmit User Cell Filter # 0 Enable | R/W | <p>Transmit User Cell Filter # 0 – Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable Transmit User Cell Filter # 0.</p> <p>If the user enables Transmit User Cell Filter # 0, then Transmit User Cell Filter # 0 will function per the configuration settings in Bits 2 through 0, within this register.</p> <p>If the user disables Transmit User Cell Filter # 0, then Transmit User Cell Filter # 0 then all cells that are applied to the input of Transmit User Cell Filter # 0 will pass through to the output of Transmit User Cell Filter # 0.</p> <p>0 – Disables Transmit User Cell Filter # 0. 1 – Enables Transmit User Cell Filter # 0.</p> |
| 2 | Copy Cell Enable | R/W | <p>Copy Cell Enable – Transmit User Cell Filter # 0:</p> <p>This READ/WRITE bit-field permits the user to either configure Transmit User Cell Filter # 0 (within the Transmit ATM Cell Processor Block) to copy all cells that have header byte patterns that comply with the “user-defined” criteria, per Transmit User Cell Filter # 0, or to NOT copy any of these cells.</p> <p>If the user configures Transmit User Cell Filter # 0 to copy all cells complying with a certain “header-byte” pattern, then a copy (or replicate) of this “compliant” ATM cell will be routed to the Transmit Cell Extraction Buffer.</p> <p>If the user configures Transmit User Cell Filter # 0 to NOT copy all cells complying with a certain “header-byte” pattern, then NO copies (or replicates) of these “compliant” ATM cells will be made nor will any be routed to the Transmit Cell Extraction Buffer.</p> <p>0 – Configures Transmit User Cell Filter # 0 to NOT copy any cells that have header byte patterns which are compliant with the “user-defined” filtering criteria. 1 – Configures Transmit User Cell Filter # 0 to copy any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria, and to route these copies (of cells) to the Transmit Cell Extraction Buffer.</p> <p>Notes: This bit-field is only active if “Transmit User Cell Filter # 0” has been enabled.</p> |
| 1 | Discard Cell Enable | R/W | <p>Discard Cell Enable – Transmit User Cell Filter # 0:</p> <p>This READ/WRITE bit-field permits the user to either</p> |

| | | | |
|---|-------------------------|-----|--|
| | | | <p>configure Transmit User Cell Filter # 0 (within the Transmit ATM Cell Processor Block) to discard all cells that have header byte patterns that comply with the “user-defined” criteria, per Transmit User Cell Filter # 0, or NOT discard any of these cells.</p> <p>If the user configures Transmit User Cell Filter # 0 to NOT discarded any cells that is compliant with a certain “header-byte” pattern, then the cell will be retained for further processing.</p> <p>0 – Configures Transmit User Cell Filter # 0 to NOT discard any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria.</p> <p>1 – Configures Transmit User Cell Filter # 0 to discard any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria.</p> <p>Notes: <i>This bit-field is only active if “Transmit User Cell Filter # 0” has been enabled.</i></p> |
| 0 | Filter if Pattern Match | R/W | <p>Filter if Pattern Match – Transmit User Cell Filter # 0:</p> <p>This READ/WRITE bit-field permits the user to either configure Transmit User Cell Filter # 0 to filter (based upon the configuration settings for Bits 1 and 2, in this register) ATM cells with header bytes that match the “user-defined” header byte patterns, or to filter ATM cells with header bytes that do NOT match the “user-defined” header byte patterns.</p> <p>0 – Configures Transmit User Cell Filter # 0 to filter user cells that do NOT match the header byte patterns (as defined in the “ registers).</p> <p>1 – Configures Transmit User Cell Filter # 0 to filter user cells that do match the header byte patterns (as defined in the “ registers).</p> <p>Notes: <i>This bit-field is only active if “Transmit User Cell Filter # 0” has been enabled.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 247: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 1 (Address = 0xNF44)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Pattern Register – Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 0 – Pattern Register – Header Byte 1 | R/W | <p>Transmit User Cell Filter # 0 – Pattern Register – Header Byte 1:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 0) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Header Byte 1” permits the user to define the User Cell Filtering criteria for “Octet # 1” of the incoming User Cell. The user will write the header byte pattern (for Octet 1) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Header Byte 1” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 248: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 2 (Address = 0xNF45)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Pattern Register – Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 0 – Pattern Register – Header Byte 2 | R/W | <p>Transmit User Cell Filter # 0 – Pattern Register – Header Byte 2:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 0) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Header Byte 2” permits the user to define the User Cell Filtering criteria for “Octet # 2” of the incoming User Cell. The user will write the header byte pattern (for Octet 2) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Header Byte 2” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 249: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 3 (Address = 0xNF46)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Pattern Register – Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 0 – Pattern Register – Header Byte 3 | R/W | <p>Transmit User Cell Filter # 0 – Pattern Register – Header Byte 3:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 0) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Header Byte 3” permits the user to define the User Cell Filtering criteria for “Octet # 3” of the incoming User Cell. The user will write the header byte pattern (for Octet 3) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Header Byte 3” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 250: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 4 (Address = 0xNF47)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Pattern Register – Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 0 – Pattern Register – Header Byte 4 | R/W | <p>Transmit User Cell Filter # 0 – Pattern Register – Header Byte 4:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 0) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Header Byte 4” permits the user to define the User Cell Filtering criteria for “Octet # 4” of the incoming User Cell. The user will write the header byte pattern (for Octet 4) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Header Byte 4” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 251: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Byte 1 (Address = 0xNF48)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Check Register – Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 0 – Check Register – Header Byte 1 | R/W | <p>Transmit User Cell Filter # 0 – Check Register – Header Byte 1:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 0) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 1” permits the user to define the User Cell Filtering criteria for “Octet # 1” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 1” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 1” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 1” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 1”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 1” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 1” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 1”).</p> |

Table 252: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Byte 2 (Address = 0xNF49)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Check Register – Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 0 – Check Register – Header Byte 2 | R/W | <p>Transmit User Cell Filter # 0 – Check Register – Header Byte 2:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 0) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 2” permits the user to define the User Cell Filtering criteria for “Octet # 2” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 2” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 2” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 2” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 2”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 2” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 2” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 2”).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 253: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Byte 3 (Address = 0xNF4A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Check Register – Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 0 – Check Register – Header Byte 3 | R/W | <p>Transmit User Cell Filter # 0 – Check Register – Header Byte 3:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 0) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 3” permits the user to define the User Cell Filtering criteria for “Octet # 3” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 3” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 3” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 3” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 3”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 3” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 3” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 3”).</p> |

Table 254: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Byte 4 (Address = 0xNF4B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Check Register – Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 0 – Check Register – Header Byte 4 | R/W | <p>Transmit User Cell Filter # 0 – Check Register – Header Byte 4:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 0) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 4” permits the user to define the User Cell Filtering criteria for “Octet # 4” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 4” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 4” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 4” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 4”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 4” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 4” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 4”).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 255: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Filtered Cell Count – Byte 3 (Address = 0xNF4C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Filtered Cell Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 0 – Filtered Cell Count[31:24] | RUR | <p>Transmit User Cell Filter # 0 – Filtered Cell Count[31:24]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Filtered Cell Count – Bytes 2” through “0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 0 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – User Cell Filter # 0” Register (Address = 0xNF43), these register bits will be incremented anytime User Cell Filter # 0 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>This particular register contains the MSB (Most Significant Byte) value for this 32-bit expression.</p> <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 256: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Filtered Cell Count – Byte 2 (Address = 0xNF4D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Filtered Cell Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 0 – Filtered Cell Count[23:16] | RUR | <p>Transmit User Cell Filter # 0 – Filtered Cell Count[23:16]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Filtered Cell Count – Bytes 3, 1 and 0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 0 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 0” Register (Address = 0xNF43), these register bits will be incremented anytime User Cell Filter # 0 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

Table 257: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Filtered Cell Count – Byte 1 (Address = 0xNF4E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Filtered Cell Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 – 0 | Transmit User Cell Filter # 0 – Filtered Cell Count[15:8] | RUR | <p>Transmit User Cell Filter # 0 – Filtered Cell Count[15:8]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Filtered Cell Count – Bytes 3, 2 and 0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 0 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 0” Register (Address = 0xNF43), these register bits will be incremented anytime Transmit User Cell Filter # 0 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 258: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Filtered Cell Count – Byte 0 (Address = 0xNF4F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Filtered Cell Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 0 – Filtered Cell Count[7:0] | RUR | <p>Transmit User Cell Filter # 0 – Filtered Cell Count[7:0]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Filtered Cell Count – Bytes 3” through “1” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 0 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 0” Register (Address = 0xNF43), these register bits will be incremented anytime Transmit User Cell Filter # 0 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>This particular register contains the LSB (Least Significant Byte) value for this 32-bit expression.</p> <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

Table 259: Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Filter 1 (Address = 0xNF53)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|--------------------------------------|------------------|---------------------|-------------------------|
| Unused | | | | Transmit User Cell Filter # 1 Enable | Copy Cell Enable | Discard Cell Enable | Filter if Pattern Match |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|---|
| 7 - 4 | Unused | R/O | |
| 3 | Transmit User Cell Filter # 1 Enable | R/W | <p>Transmit User Cell Filter # 1 – Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable Transmit User Cell Filter # 1.</p> <p>If the user enables Transmit User Cell Filter # 1, then Transmit User Cell Filter # 1 will function per the configuration settings in Bits 2 through 0, within this register.</p> <p>If the user disables Transmit User Cell Filter # 1, then Transmit User Cell Filter # 1 then all cells that are applied to the input of Transmit User Cell Filter # 1 will pass through to the output of Transmit User Cell Filter # 1.</p> <p>0 – Disables Transmit User Cell Filter # 1. 1 – Enables Transmit User Cell Filter # 1.</p> |
| 2 | Copy Cell Enable | R/W | <p>Copy Cell Enable – Transmit User Cell Filter # 1:</p> <p>This READ/WRITE bit-field permits the user to either configure Transmit User Cell Filter # 1 (within the Transmit ATM Cell Processor Block) to copy all cells that have header byte patterns that comply with the “user-defined” criteria, per Transmit User Cell Filter # 1, or to NOT copy any of these cells.</p> <p>If the user configures Transmit User Cell Filter # 1 to copy all cells complying with a certain “header-byte” pattern, then a copy (or replicate) of this “compliant” ATM cell will be routed to the Transmit Cell Extraction Buffer.</p> <p>If the user configures Transmit User Cell Filter # 1 to NOT copy all cells complying with a certain “header-byte” pattern, then NO copies (or replicates) of these “compliant” ATM cells will be made nor will any be routed to the Transmit Cell Extraction Buffer.</p> <p>0 – Configures Transmit User Cell Filter # 1 to NOT copy any cells that have header byte patterns which are compliant with the “user-defined” filtering criteria. 1 – Configures Transmit User Cell Filter # 1 to copy any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria, and to route these copies (of cells) to the Transmit Cell Extraction Buffer.</p> <p>Notes: This bit-field is only active if “Transmit User Cell Filter # 1” has been enabled.</p> |
| 1 | Discard Cell Enable | R/W | <p>Discard Cell Enable – Transmit User Cell Filter # 1:</p> <p>This READ/WRITE bit-field permits the user to either</p> |

| | | | |
|---|-------------------------|-----|--|
| | | | <p>configure Transmit User Cell Filter # 1 (within the Transmit ATM Cell Processor Block) to discard all cells that have header byte patterns that comply with the “user-defined” criteria, per Transmit User Cell Filter # 1, or NOT discard any of these cells.</p> <p>If the user configures Transmit User Cell Filter # 1 to NOT discarded any cells that is compliant with a certain “header-byte” pattern, then the cell will be retained for further processing.</p> <p>0 – Configures Transmit User Cell Filter # 1 to NOT discard any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria.</p> <p>1 – Configures Transmit User Cell Filter # 1 to discard any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria.</p> <p>Notes: <i>This bit-field is only active if “Transmit User Cell Filter # 1” has been enabled.</i></p> |
| 0 | Filter if Pattern Match | R/W | <p>Filter if Pattern Match – Transmit User Cell Filter # 1:</p> <p>This READ/WRITE bit-field permits the user to either configure Transmit User Cell Filter # 1 to filter (based upon the configuration settings for Bits 1 and 2, in this register) ATM cells with header bytes that match the “user-defined” header byte patterns, or to filter ATM cells with header bytes that do NOT match the “user-defined” header byte patterns.</p> <p>0 – Configures Transmit User Cell Filter # 1 to filter user cells that do NOT match the header byte patterns (as defined in the “ “ registers).</p> <p>1 – Configures Transmit User Cell Filter # 1 to filter user cells that do match the header byte patterns (as defined in the “ “ registers).</p> <p>Notes: <i>This bit-field is only active if “Transmit User Cell Filter # 1” has been enabled.</i></p> |

Table 260: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 1 (Address = 0xNF54)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Pattern Register – Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 1 – Pattern Register – Header Byte 1 | R/W | <p>Transmit User Cell Filter # 1 – Pattern Register – Header Byte 1:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 1) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Header Byte 1” permits the user to define the User Cell Filtering criteria for “Octet # 1” of the incoming User Cell. The user will write the header byte pattern (for Octet 1) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Header Byte 1” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 261: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 2 (Address = 0xNF55)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Pattern Register – Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 1 – Pattern Register – Header Byte 2 | R/W | <p>Transmit User Cell Filter # 1 – Pattern Register – Header Byte 2:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 1) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Header Byte 2” permits the user to define the User Cell Filtering criteria for “Octet # 2” of the incoming User Cell. The user will write the header byte pattern (for Octet 2) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Header Byte 2” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 262: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 3 (Address = 0xNF56)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Pattern Register – Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 1 – Pattern Register – Header Byte 3 | R/W | <p>Transmit User Cell Filter # 1 – Pattern Register – Header Byte 3:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 1) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Header Byte 3” permits the user to define the User Cell Filtering criteria for “Octet # 3” of the incoming User Cell. The user will write the header byte pattern (for Octet 3) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Header Byte 3” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 263: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 4 (Address = 0xNF57)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Pattern Register – Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 1 – Pattern Register – Header Byte 4 | R/W | <p>Transmit User Cell Filter # 1 – Pattern Register – Header Byte 4:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 1) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Header Byte 4” permits the user to define the User Cell Filtering criteria for “Octet # 4” of the incoming User Cell. The user will write the header byte pattern (for Octet 4) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Header Byte 4” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

Table 264: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Byte 1 (Address = 0xNF58)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Check Register – Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 1 – Check Register – Header Byte 1 | R/W | <p>Transmit User Cell Filter # 1 – Check Register – Header Byte 1:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 1) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 1” permits the user to define the User Cell Filtering criteria for “Octet # 1” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 1” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 1” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 1” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 1”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 1” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 1” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 1”).</p> |

Table 265: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Byte 2 (Address = 0xNF59)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Check Register – Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 1 – Check Register – Header Byte 2 | R/W | <p>Transmit User Cell Filter # 1 – Check Register – Header Byte 2:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 1) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 2” permits the user to define the User Cell Filtering criteria for “Octet # 2” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 2” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 2” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 2” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 2”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 2” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 2” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 2”).</p> |

Table 266: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Byte 3 (Address = 0xNF5A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Check Register – Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 1 – Check Register – Header Byte 3 | R/W | <p>Transmit User Cell Filter # 1 – Check Register – Header Byte 3:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 1) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 3” permits the user to define the User Cell Filtering criteria for “Octet # 3” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 3” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 3” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 3” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 3”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 3” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 3” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 3”).</p> |

Table 267: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Byte 4 (Address = 0xNF5B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Check Register – Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 1 – Check Register – Header Byte 4 | R/W | <p>Transmit User Cell Filter # 1 – Check Register – Header Byte 4:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 1) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 4” permits the user to define the User Cell Filtering criteria for “Octet # 4” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 4” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 4” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 4” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 4”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 4” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 4” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 4”).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 268: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Filtered Cell Count – Byte 3 (Address = 0xNF5C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Filtered Cell Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 1 – Filtered Cell Count[31:24] | RUR | <p>Transmit User Cell Filter # 1 – Filtered Cell Count[31:24]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Filtered Cell Count – Bytes 2” through “0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 1 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – User Cell Filter # 1” Register (Address = 0xNF53), these register bits will be incremented anytime User Cell Filter # 1 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>This particular register contains the MSB (Most Significant Byte) value for this 32-bit expression.</p> <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 269: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Filtered Cell Count – Byte 2 (Address = 0xNF5D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Filtered Cell Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 1 – Filtered Cell Count[23:16] | RUR | <p>Transmit User Cell Filter # 1 – Filtered Cell Count[23:16]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Filtered Cell Count – Bytes 3, 1 and 0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 1 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 1” Register (Address = 0xNF53), these register bits will be incremented anytime User Cell Filter # 1 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 270: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Filtered Cell Count – Byte 1 (Address = 0xNF5E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Filtered Cell Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 – 0 | Transmit User Cell Filter # 1 – Filtered Cell Count[15:8] | RUR | <p>Transmit User Cell Filter # 1 – Filtered Cell Count[15:8]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Filtered Cell Count – Bytes 3, 2 and 0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 1 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 1” Register (Address = 0xNF53), these register bits will be incremented anytime Transmit User Cell Filter # 1 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 271: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Filtered Cell Count – Byte 0 (Address = 0xNF5F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Filtered Cell Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 1 – Filtered Cell Count[7:0] | RUR | <p>Transmit User Cell Filter # 1 – Filtered Cell Count[7:0]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Filtered Cell Count – Bytes 3” through “1” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 1 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 1” Register (Address = 0xNF53), these register bits will be incremented anytime Transmit User Cell Filter # 1 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>This particular register contains the LSB (Least Significant Byte) value for this 32-bit expression.</p> <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

Table 272: Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Filter 2 (Address = 0xNF63)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|--------------------------------------|------------------|---------------------|-------------------------|
| Unused | | | | Transmit User Cell Filter # 2 Enable | Copy Cell Enable | Discard Cell Enable | Filter if Pattern Match |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|---|
| 7 - 4 | Unused | R/O | |
| 3 | Transmit User Cell Filter # 2 Enable | R/W | <p>Transmit User Cell Filter # 2 – Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable Transmit User Cell Filter # 2.</p> <p>If the user enables Transmit User Cell Filter # 2, then Transmit User Cell Filter # 2 will function per the configuration settings in Bits 2 through 0, within this register.</p> <p>If the user disables Transmit User Cell Filter # 2, then Transmit User Cell Filter # 2 then all cells that are applied to the input of Transmit User Cell Filter # 2 will pass through to the output of Transmit User Cell Filter # 2.</p> <p>0 – Disables Transmit User Cell Filter # 2. 1 – Enables Transmit User Cell Filter # 2.</p> |
| 2 | Copy Cell Enable | R/W | <p>Copy Cell Enable – Transmit User Cell Filter # 2:</p> <p>This READ/WRITE bit-field permits the user to either configure Transmit User Cell Filter # 2 (within the Transmit ATM Cell Processor Block) to copy all cells that have header byte patterns that comply with the “user-defined” criteria, per Transmit User Cell Filter # 2, or to NOT copy any of these cells.</p> <p>If the user configures Transmit User Cell Filter # 2 to copy all cells complying with a certain “header-byte” pattern, then a copy (or replicate) of this “compliant” ATM cell will be routed to the Transmit Cell Extraction Buffer.</p> <p>If the user configures Transmit User Cell Filter # 2 to NOT copy all cells complying with a certain “header-byte” pattern, then NO copies (or replicates) of these “compliant” ATM cells will be made nor will any be routed to the Transmit Cell Extraction Buffer.</p> <p>0 – Configures Transmit User Cell Filter # 2 to NOT copy any cells that have header byte patterns which are compliant with the “user-defined” filtering criteria. 1 – Configures Transmit User Cell Filter # 2 to copy any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria, and to route these copies (of cells) to the Transmit Cell Extraction Buffer.</p> <p>Notes: This bit-field is only active if “Transmit User Cell Filter # 2” has been enabled.</p> |
| 1 | Discard Cell Enable | R/W | <p>Discard Cell Enable – Transmit User Cell Filter # 2:</p> <p>This READ/WRITE bit-field permits the user to either</p> |

| | | | |
|---|-------------------------|-----|--|
| | | | <p>configure Transmit User Cell Filter # 2 (within the Transmit ATM Cell Processor Block) to discard all cells that have header byte patterns that comply with the “user-defined” criteria, per Transmit User Cell Filter # 2, or NOT discard any of these cells.</p> <p>If the user configures Transmit User Cell Filter # 2 to NOT discarded any cells that is compliant with a certain “header-byte” pattern, then the cell will be retained for further processing.</p> <p>0 – Configures Transmit User Cell Filter # 2 to NOT discard any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria.</p> <p>1 – Configures Transmit User Cell Filter # 2 to discard any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria.</p> <p>Notes: <i>This bit-field is only active if “Transmit User Cell Filter # 2” has been enabled.</i></p> |
| 0 | Filter if Pattern Match | R/W | <p>Filter if Pattern Match – Transmit User Cell Filter # 2:</p> <p>This READ/WRITE bit-field permits the user to either configure Transmit User Cell Filter # 2 to filter (based upon the configuration settings for Bits 1 and 2, in this register) ATM cells with header bytes that match the “user-defined” header byte patterns, or to filter ATM cells with header bytes that do NOT match the “user-defined” header byte patterns.</p> <p>0 – Configures Transmit User Cell Filter # 2 to filter user cells that do NOT match the header byte patterns (as defined in the “ registers).</p> <p>1 – Configures Transmit User Cell Filter # 2 to filter user cells that do match the header byte patterns (as defined in the “ registers).</p> <p>Notes: <i>This bit-field is only active if “Transmit User Cell Filter # 2” has been enabled.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 273: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 1 (Address = 0xNF64)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Pattern Register – Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 2 – Pattern Register – Header Byte 1 | R/W | <p>Transmit User Cell Filter # 2 – Pattern Register – Header Byte 1:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 2) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Header Byte 1” permits the user to define the User Cell Filtering criteria for “Octet # 1” of the incoming User Cell. The user will write the header byte pattern (for Octet 1) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Header Byte 1” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 274: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 2 (Address = 0XNF65)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Pattern Register – Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 2 – Pattern Register – Header Byte 2 | R/W | <p>Transmit User Cell Filter # 2 – Pattern Register – Header Byte 2:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 2) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Header Byte 2” permits the user to define the User Cell Filtering criteria for “Octet # 2” of the incoming User Cell. The user will write the header byte pattern (for Octet 2) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Header Byte 2” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 275: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 3 (Address = 0xNF66)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Pattern Register – Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 2 – Pattern Register – Header Byte 3 | R/W | <p>Transmit User Cell Filter # 2 – Pattern Register – Header Byte 3:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 2) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Header Byte 3” permits the user to define the User Cell Filtering criteria for “Octet # 3” of the incoming User Cell. The user will write the header byte pattern (for Octet 3) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Header Byte 3” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 276: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 4 (Address = 0xNF67)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Pattern Register – Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 2 – Pattern Register – Header Byte 4 | R/W | <p>Transmit User Cell Filter # 2 – Pattern Register – Header Byte 4:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 2) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Header Byte 4” permits the user to define the User Cell Filtering criteria for “Octet # 4” of the incoming User Cell. The user will write the header byte pattern (for Octet 4) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Header Byte 4” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

Table 277: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Byte 1 (Address = 0xNF68)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Check Register – Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 2 – Check Register – Header Byte 1 | R/W | <p>Transmit User Cell Filter # 2 – Check Register – Header Byte 1:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 2) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 1” permits the user to define the User Cell Filtering criteria for “Octet # 1” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 1” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 1” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 1” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 1”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 1” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 1” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 1”).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 278: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Byte 2 (Address = 0xNF69)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Check Register – Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 2 – Check Register – Header Byte 2 | R/W | <p>Transmit User Cell Filter # 2 – Check Register – Header Byte 2:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 2) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 2” permits the user to define the User Cell Filtering criteria for “Octet # 2” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 2” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 2” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 2” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 2”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 2” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 2” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 2”).</p> |

Table 279: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Byte 3 (Address = 0xNF6A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Check Register – Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 2 – Check Register – Header Byte 3 | R/W | <p>Transmit User Cell Filter # 2 – Check Register – Header Byte 3:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 2) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 3” permits the user to define the User Cell Filtering criteria for “Octet # 3” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 3” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 3” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 3” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 3”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 3” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 3” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 3”).</p> |

Table 280: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Byte 4 (Address = 0xNF6B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Check Register – Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 2 – Check Register – Header Byte 4 | R/W | <p>Transmit User Cell Filter # 2 – Check Register – Header Byte 4:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 2) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 4” permits the user to define the User Cell Filtering criteria for “Octet # 4” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 4” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 4” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 4” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 4”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 4” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 4” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 4”).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 281: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Filtered Cell Count – Byte 3 (Address = 0xNF6C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Filtered Cell Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 2 – Filtered Cell Count[31:24] | RUR | <p>Transmit User Cell Filter # 2 – Filtered Cell Count[31:24]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Filtered Cell Count – Bytes 2” through “0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 2 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – User Cell Filter # 2” Register (Address = 0xNF63), these register bits will be incremented anytime User Cell Filter # 2 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>This particular register contains the MSB (Most Significant Byte) value for this 32-bit expression.</p> <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 282: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Filtered Cell Count – Byte 2 (Address = 0xNF6D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Filtered Cell Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 2 – Filtered Cell Count[23:16] | RUR | <p>Transmit User Cell Filter # 2 – Filtered Cell Count[23:16]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Filtered Cell Count – Bytes 3, 1 and 0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 2 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 2” Register (Address = 0xNF63), these register bits will be incremented anytime User Cell Filter # 2 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 283: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Filtered Cell Count – Byte 1 (Address = 0xNF6E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Filtered Cell Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 – 0 | Transmit User Cell Filter # 2 – Filtered Cell Count[15:8] | RUR | <p>Transmit User Cell Filter # 2 – Filtered Cell Count[15:8]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Filtered Cell Count – Bytes 3, 2 and 0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 2 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 2” Register (Address = 0xNF63), these register bits will be incremented anytime Transmit User Cell Filter # 2 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 284: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Filtered Cell Count – Byte 0 (Address = 0xNF6F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Filtered Cell Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 2 – Filtered Cell Count[7:0] | RUR | <p>Transmit User Cell Filter # 2 – Filtered Cell Count[7:0]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Filtered Cell Count – Bytes 3” through “1” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 2 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 2” Register (Address = 0xNF63), these register bits will be incremented anytime Transmit User Cell Filter # 2 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>This particular register contains the LSB (Least Significant Byte) value for this 32-bit expression.</p> <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

Table 285: Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Filter 3 (Address = 0xNF63)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|--------------------------------------|------------------|---------------------|-------------------------|
| Unused | | | | Transmit User Cell Filter # 3 Enable | Copy Cell Enable | Discard Cell Enable | Filter if Pattern Match |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|---|
| 7 - 4 | Unused | R/O | |
| 3 | Transmit User Cell Filter # 3 Enable | R/W | <p>Transmit User Cell Filter # 3 – Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable Transmit User Cell Filter # 3.</p> <p>If the user enables Transmit User Cell Filter # 3, then Transmit User Cell Filter # 3 will function per the configuration settings in Bits 2 through 0, within this register.</p> <p>If the user disables Transmit User Cell Filter # 3, then Transmit User Cell Filter # 3 then all cells that are applied to the input of Transmit User Cell Filter # 3 will pass through to the output of Transmit User Cell Filter # 3.</p> <p>0 – Disables Transmit User Cell Filter # 3. 1 – Enables Transmit User Cell Filter # 3.</p> |
| 2 | Copy Cell Enable | R/W | <p>Copy Cell Enable – Transmit User Cell Filter # 3:</p> <p>This READ/WRITE bit-field permits the user to either configure Transmit User Cell Filter # 3 (within the Transmit ATM Cell Processor Block) to copy all cells that have header byte patterns that comply with the “user-defined” criteria, per Transmit User Cell Filter # 3, or to NOT copy any of these cells.</p> <p>If the user configures Transmit User Cell Filter # 3 to copy all cells complying with a certain “header-byte” pattern, then a copy (or replicate) of this “compliant” ATM cell will be routed to the Transmit Cell Extraction Buffer.</p> <p>If the user configures Transmit User Cell Filter # 3 to NOT copy all cells complying with a certain “header-byte” pattern, then NO copies (or replicates) of these “compliant” ATM cells will be made nor will any be routed to the Transmit Cell Extraction Buffer.</p> <p>0 – Configures Transmit User Cell Filter # 3 to NOT copy any cells that have header byte patterns which are compliant with the “user-defined” filtering criteria. 1 – Configures Transmit User Cell Filter # 3 to copy any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria, and to route these copies (of cells) to the Transmit Cell Extraction Buffer.</p> <p>Notes: This bit-field is only active if “Transmit User Cell Filter # 3” has been enabled.</p> |
| 1 | Discard Cell Enable | R/W | <p>Discard Cell Enable – Transmit User Cell Filter # 3:</p> <p>This READ/WRITE bit-field permits the user to either</p> |

| | | | |
|---|-------------------------|-----|--|
| | | | <p>configure Transmit User Cell Filter # 3 (within the Transmit ATM Cell Processor Block) to discard all cells that have header byte patterns that comply with the “user-defined” criteria, per Transmit User Cell Filter # 3, or NOT discard any of these cells.</p> <p>If the user configures Transmit User Cell Filter # 3 to NOT discarded any cells that is compliant with a certain “header-byte” pattern, then the cell will be retained for further processing.</p> <p>0 – Configures Transmit User Cell Filter # 3 to NOT discard any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria.</p> <p>1 – Configures Transmit User Cell Filter # 3 to discard any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria.</p> <p>Notes: <i>This bit-field is only active if “Transmit User Cell Filter # 3” has been enabled.</i></p> |
| 0 | Filter if Pattern Match | R/W | <p>Filter if Pattern Match – Transmit User Cell Filter # 3:</p> <p>This READ/WRITE bit-field permits the user to either configure Transmit User Cell Filter # 3 to filter (based upon the configuration settings for Bits 1 and 2, in this register) ATM cells with header bytes that match the “user-defined” header byte patterns, or to filter ATM cells with header bytes that do NOT match the “user-defined” header byte patterns.</p> <p>0 – Configures Transmit User Cell Filter # 3 to filter user cells that do NOT match the header byte patterns (as defined in the “ “ registers).</p> <p>1 – Configures Transmit User Cell Filter # 3 to filter user cells that do match the header byte patterns (as defined in the “ “ registers).</p> <p>Notes: <i>This bit-field is only active if “Transmit User Cell Filter # 3” has been enabled.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 286: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 1 (Address = 0xNF64)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Pattern Register – Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 3 – Pattern Register – Header Byte 1 | R/W | <p>Transmit User Cell Filter # 3 – Pattern Register – Header Byte 1:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 3) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Header Byte 1” permits the user to define the User Cell Filtering criteria for “Octet # 1” of the incoming User Cell. The user will write the header byte pattern (for Octet 1) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Header Byte 1” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 287: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 2 (Address = 0xNF65)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Pattern Register – Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 3 – Pattern Register – Header Byte 2 | R/W | <p>Transmit User Cell Filter # 3 – Pattern Register – Header Byte 2:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 3) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Header Byte 2” permits the user to define the User Cell Filtering criteria for “Octet # 2” of the incoming User Cell. The user will write the header byte pattern (for Octet 2) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Header Byte 2” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 288: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 3 (Address = 0xNF66)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Pattern Register – Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 3 – Pattern Register – Header Byte 3 | R/W | <p>Transmit User Cell Filter # 3 – Pattern Register – Header Byte 3:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 3) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Header Byte 3” permits the user to define the User Cell Filtering criteria for “Octet # 3” of the incoming User Cell. The user will write the header byte pattern (for Octet 3) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Header Byte 3” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

Table 289: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 4 (Address = 0xNF67)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Pattern Register – Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 3 – Pattern Register – Header Byte 4 | R/W | <p>Transmit User Cell Filter # 3 – Pattern Register – Header Byte 4:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 3) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Header Byte 4” permits the user to define the User Cell Filtering criteria for “Octet # 4” of the incoming User Cell. The user will write the header byte pattern (for Octet 4) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Header Byte 4” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 290: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Byte 1 (Address = 0xNF68)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Check Register – Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 3 – Check Register – Header Byte 1 | R/W | <p>Transmit User Cell Filter # 3 – Check Register – Header Byte 1:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 3) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 1” permits the user to define the User Cell Filtering criteria for “Octet # 1” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 1” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 1” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 1” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 1”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 1” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 1” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 1”).</p> |

Table 291: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Byte 2 (Address = 0xNF69)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Check Register – Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 3 – Check Register – Header Byte 2 | R/W | <p>Transmit User Cell Filter # 3 – Check Register – Header Byte 2:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 3) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 2” permits the user to define the User Cell Filtering criteria for “Octet # 2” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 2” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 2” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 2” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 2”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 2” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 2” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 2”).</p> |

Table 292: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Byte 3 (Address = 0xNF6A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Check Register – Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 3 – Check Register – Header Byte 3 | R/W | <p>Transmit User Cell Filter # 3 – Check Register – Header Byte 3:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 3) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 3” permits the user to define the User Cell Filtering criteria for “Octet # 3” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 3” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 3” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 3” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 3”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 3” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 3” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 3”).</p> |

Table 293: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Byte 4 (Address = 0xNF6B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Check Register – Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 3 – Check Register – Header Byte 4 | R/W | <p>Transmit User Cell Filter # 3 – Check Register – Header Byte 4:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 3) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 4” permits the user to define the User Cell Filtering criteria for “Octet # 4” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 4” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 4” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 4” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 4”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 4” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 4” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 4”).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 294: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Filtered Cell Count – Byte 3 (Address = 0xNF6C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Filtered Cell Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 3 – Filtered Cell Count[31:24] | RUR | <p>Transmit User Cell Filter # 3 – Filtered Cell Count[31:24]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Filtered Cell Count – Bytes 2” through “0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 3 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – User Cell Filter # 3” Register (Address = 0xNF63), these register bits will be incremented anytime User Cell Filter # 3 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>This particular register contains the MSB (Most Significant Byte) value for this 32-bit expression.</p> <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 295: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Filtered Cell Count – Byte 2 (Address = 0xNF6D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Filtered Cell Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 3 – Filtered Cell Count[23:16] | RUR | <p>Transmit User Cell Filter # 3 – Filtered Cell Count[23:16]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Filtered Cell Count – Bytes 3, 1 and 0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 3 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 3” Register (Address = 0xNF63), these register bits will be incremented anytime User Cell Filter # 3 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 296: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Filtered Cell Count – Byte 1 (Address = 0xNF6E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Filtered Cell Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 – 0 | Transmit User Cell Filter # 3 – Filtered Cell Count[15:8] | RUR | <p>Transmit User Cell Filter # 3 – Filtered Cell Count[15:8]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Filtered Cell Count – Bytes 3, 2 and 0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 3 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 3” Register (Address = 0xNF63), these register bits will be incremented anytime Transmit User Cell Filter # 3 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 297: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Filtered Cell Count – Byte 0 (Address = 0xNF6F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Filtered Cell Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 3 – Filtered Cell Count[7:0] | RUR | <p>Transmit User Cell Filter # 3 – Filtered Cell Count[7:0]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Filtered Cell Count – Bytes 3” through “1” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 3 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 3” Register (Address = 0xNF63), these register bits will be incremented anytime Transmit User Cell Filter # 3 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>This particular register contains the LSB (Least Significant Byte) value for this 32-bit expression.</p> <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |


1.9 RECEIVE STS-1 TOH AND POH PROCESSOR BLOCK

The register map for the Receive STS-1 TOH and POH Processor Block is presented in the Table below. Additionally, a detailed description of each of the “Receive STS-1 TOH and POH Processor” block registers is presented below.

In order to provide some orientation for the reader, an illustration of the Functional Block Diagram for the XRT94L33 device, with the “Receive STS-1 TOH and POH Processor Blocks “highlighted” is presented below in

Figure 10

Figure 10: Illustration of the Functional Block Diagram of the XRT94L33 device, with the Receive STS-1 TOH and POH Processor Blocks “High-lighted”.



3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

1.9.1 RECEIVE STS-1 TOH AND POH PROCESSOR BLOCK REGISTER

Table 298: Receive STS-1 TOH and POH Processor Block Control Register Address Map

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x00 – 0x02 | 0xN000 – 0xN102 | Reserved | 0x00 |
| 0x03 | 0xN103 | Receive STS-1 Transport Control Register – Byte 0 | 0x00 |
| 0x04, 0x05 | 0xN104 – 0xN105 | Reserved | 0x00 |
| 0x06 | 0xN106 | Receive STS-1 Transport Status Register – Byte 1 | 0x00 |
| 0x07 | 0xN107 | Receive STS-1 Transport Status Register – Byte 0 | 0x02 |
| 0x08 | 0xN108 | Reserved | 0x00 |
| 0x09 | 0xN109 | Receive STS-1 Transport Interrupt Status Register – Byte 2 | 0x00 |
| 0x0A | 0xN10A | Receive STS-1 Transport Interrupt Status Register – Byte 1 | 0x00 |
| 0x0B | 0xN10B | Receive STS-1 Transport Interrupt Status Register – Byte 0 | 0x00 |
| 0x0C | 0xN10C | Reserved | 0x00 |
| 0x0D | 0xN10D | Receive STS-1 Transport Interrupt Enable Register – Byte 2 | 0x00 |
| 0x0E | 0xN10E | Receive STS-1 Transport Interrupt Enable Register – Byte 1 | 0x00 |
| 0x0F | 0xN10F | Receive STS-1 Transport Interrupt Enable Register – Byte 0 | 0x00 |
| 0x10 | 0xN110 | Receive STS-1 Transport B1 Byte Error Count – Byte 3 | 0x00 |
| 0x11 | 0xN111 | Receive STS-1 Transport B1 Byte Error Count – Byte 2 | 0x00 |
| 0x12 | 0xN112 | Receive STS-1 Transport B1 Byte Error Count – Byte 1 | 0x00 |
| 0x13 | 0xN113 | Receive STS-1 Transport B1 Byte Error Count – Byte 0 | 0x00 |
| 0x14 | 0xN114 | Receive STS-1 Transport B2 Byte Error Count – Byte 3 | 0x00 |
| 0x15 | 0xN115 | Receive STS-1 Transport B2 Byte Error Count – Byte 2 | 0x00 |
| 0x16 | 0xN116 | Receive STS-1 Transport B2 Byte Error Count – Byte 1 | 0x00 |
| 0x17 | 0xN117 | Receive STS-1 Transport B2 Byte Error Count – Byte 0 | 0x00 |
| 0x18 | 0xN118 | Receive STS-1 Transport REI-L Error Count – Byte 3 | 0x00 |
| 0x19 | 0xN119 | Receive STS-1 Transport REI-L Error Count – Byte 2 | 0x00 |
| 0x1A | 0xN11A | Receive STS-1 Transport REI-L Error Count – Byte 1 | 0x00 |
| 0x1B | 0xN11B | Receive STS-1 Transport REI-L Error Count – Byte 0 | 0x00 |
| 0x1C | 0xN11C | Reserved | 0x00 |
| 0x1D, 0x1E | 0xN11D – 0xN11E | Reserved | 0x00 |
| 0x1F | 0xN11F | Receive STS-1 Transport – Received K1 Byte Value Register | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x20 – 0x22 | 0xN120 – 0xN122 | Reserved | 0x00 |
| 0x23 | 0xN123 | Receive STS-1 Transport – Received K2 Byte Value Register | 0x00 |
| 0x24 – 0x26 | 0xN124 – 0xN126 | Reserved | 0x00 |
| 0x27 | 0xN127 | Receive STS-1 Transport – Received S1 Byte Value Register | 0x00 |
| 0x28 – 0x2D | 0xN128 – 0xN12D | Reserved | 0x00 |
| 0x2E | 0xN12E | Receive STS-1 Transport – LOS Threshold Value – MSB | 0xFF |
| 0x2F | 0xN12F | Receive STS-1 Transport – LOS Threshold Value – LSB | 0xFF |
| 0x30 | 0xN130 | Reserved | 0x00 |
| 0x31 | 0xN131 | Receive STS-1 Transport – Receive SF Set Monitor Interval – Byte 2 | 0x00 |
| 0x32 | 0xN132 | Receive STS-1 Transport – Receive SF Set Monitor Interval – Byte 1 | 0x00 |
| 0x33 | 0xN133 | Receive STS-1 Transport – Receive SF Set Monitor Interval – Byte 0 | 0x00 |
| 0x34, 0x35 | 0xN134, 0xN135 | Reserved | 0x00 |
| 0x36 | 0xN136 | Receive STS-1 Transport – Receive SF Set Threshold – Byte 1 | 0x00 |
| 0x37 | 0xN137 | Receive STS-1 Transport – Receive SF Set Threshold – Byte 0 | 0x00 |
| 0x38, 0x39 | 0xN138 – 0xN139 | Reserved | 0x00 |
| 0x3A | 0xN13A | Receive STS-1 Transport – Receive SF Clear Threshold – Byte 1 | 0x00 |
| 0x3B | 0xN13B | Receive STS-1 Transport – Receive SF Clear Threshold – Byte 0 | 0x00 |
| 0x3C | 0xN13C | Reserved | 0x00 |
| 0x3D | 0xN13D | Receive STS-1 Transport – Receive SD Set Monitor Interval – Byte 2 | 0x00 |
| 0x3E | 0xN13E | Receive STS-1 Transport – Receive SD Set Monitor Interval – Byte 1 | 0x00 |
| 0x3F | 0xN13F | Receive STS-1 Transport – Receive SD Set Monitor Interval – Byte 0 | 0x00 |
| 0x40, 0x41 | 0xN140 – 0xN141 | Reserved | 0x00 |
| 0x42 | 0xN142 | Receive STS-1 Transport – Receive SD Set Threshold – Byte 1 | 0x00 |
| 0x43 | 0xN143 | Receive STS-1 Transport – Receive SD Set Threshold – Byte 0 | 0x00 |
| 0x44, 0x45 | 0xN144, 0xN145 | Reserved | 0x00 |
| 0x46 | 0xN146 | Receive STS-1 Transport – Receive SD Clear Threshold – Byte 1 | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x47 | 0xN147 | Receive STS-1 Transport – Receive SD Clear Threshold – Byte 0 | 0x00 |
| 0x48 – 0x4A | 0xN14B – 0xN14A | Reserved | 0x00 |
| 0x4B | 0xN14B | Receive STS-1 Transport – Force SEF Condition | 0x00 |
| 0x4C – 0x4E | 0xN14C – 0xN14E | Reserved | 0x00 |
| 0x4F | 0xN14F | Receive STS-1 Transport – Receive J0 Byte Trace Buffer Control Register | 0x00 |
| 0x50 – 0x51 | 0xN150 – 0xN151 | Reserved | |
| 0x52 | 0xN152 | Receive STS-1 Transport – Receive SD Burst Error Count Tolerance – Byte 1 | 0x00 |
| 0x53 | 0xN153 | Receive STS-1 Transport – Receive SD Burst Error Count Tolerance – Byte 0 | 0x00 |
| 0x54, 0x55 | 0xN154, 0xN155 | Reserved | 0x00 |
| 0x56 | 0xN156 | Receive STS-1 Transport – Receive SF Burst Error Count Tolerance – Byte 1 | 0x00 |
| 0x57 | 0xN157 | Receive STS-1 Transport – Receive SF Burst Error Count Tolerance – Byte 0 | 0x00 |
| 0x58 | 0xN158 | Reserved | 0x00 |
| 0x59 | 0xN159 | Receive STS-1 Transport – Receive SD Clear Monitor Interval – Byte 2 | 0x00 |
| 0x5A | 0xN15A | Receive STS-1 Transport – Receive SD Clear Monitor Interval – Byte 1 | 0x00 |
| 0x5B | 0xN15B | Receive STS-1 Transport – Receive SD Clear Monitor Interval – Byte 0 | 0x00 |
| 0x5C | 0xN15C | Reserved | 0x00 |
| 0x5D | 0xN15D | Receive STS-1 Transport – Receive SF Clear Monitor Interval – Byte 2 | 0x00 |
| 0x5E | 0xN15E | Receive STS-1 Transport – Receive SF Clear Monitor Interval – Byte 1 | 0x00 |
| 0x5F | 0xN15F | Receive STS-1 Transport – Receive SF Clear Monitor Interval – Byte 0 | 0x00 |
| 0x60 – 0x62 | 0xN160 – 0xN162 | Reserved | 0x00 |
| 0x63 | 0xN163 | Receive STS-1 Transport – Auto AIS Control Register | 0x00 |
| 0x64 – 0x6A | 0xN164 – 0xN16A | Reserved | 0x00 |
| 0x6B | 0xN16B | Receive STS-1 Transport – Auto AIS (in Downstream STS-1s) Control Register | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|---|----------------|
| 0x6C – 0x82 | 0xN16C – 0xN182 | Reserved | 0x00 |
| 0x83 | 0xN183 | Receive STS-1 Path – Control Register – Byte 2 | 0x00 |
| 0x84, 0x85 | 0xN184 - 0xN185 | Reserved | 0x00 |
| 0x86 | 0xN186 | Receive STS-1 Path – Control Register – Byte 1 | |
| 0x87 | 0xN187 | Receive STS-1 Path – Status Register – Byte 0 | 0x00 |
| 0x88 | 0xN188 | Reserved | 0x00 |
| 0x89 | 0xN189 | Receive STS-1 Path – Interrupt Status Register – Byte 2 | 0x00 |
| 0x8A | 0xN18A | Receive STS-1 Path – Interrupt Status Register – Byte 1 | 0x00 |
| 0x8B | 0xN18B | Receive STS-1 Path – Interrupt Status Register – Byte 0 | 0x00 |
| 0x8C | 0xN18C | Reserved | 0x00 |
| 0x8D | 0xN18D | Receive STS-1 Path – Interrupt Enable Register – Byte 2 | 0x00 |
| 0x8E | 0xN18E | Receive STS-1 Path – Interrupt Enable Register – Byte 1 | 0x00 |
| 0x8F | 0xN18F | Receive STS-1 Path – Interrupt Enable Register – Byte 0 | 0x00 |
| 0x90 – 0x92 | 0xN190 – 0xN192 | Reserved | 0x00 |
| 0x93 | 0xN193 | Receive STS-1 Path – SONET Receive RDI-P Register | 0x00 |
| 0x94, 0x95 | 0xN194, 0xN195 | Reserved | 0x00 |
| 0x96 | 0xN196 | Receive STS-1 Path – Received Path Label Value (C2 Byte) Register | 0x00 |
| 0x97 | 0xN197 | Receive STS-1 Path – Expected Path Label Value (C2 Byte) Register | 0x00 |
| 0x98 | 0xN198 | Receive STS-1 Path – B3 Error Count Register – Byte 3 | 0x00 |
| 0x99 | 0xN199 | Receive STS-1 Path – B3 Error Count Register – Byte 2 | 0x00 |
| 0x9A | 0xN19A | Receive STS-1 Path – B3 Error Count Register – Byte 1 | 0x00 |
| 0x9B | 0xN19B | Receive STS-1 Path – B3 Error Count Register – Byte 0 | 0x00 |
| 0x9C | 0xN19C | Receive STS-1 Path – REI-P Error Count Register – Byte 3 | 0x00 |
| 0x9D | 0xN19D | Receive STS-1 Path – REI-P Error Count Register – Byte 2 | 0x00 |
| 0x9E | 0xN19E | Receive STS-1 Path – REI-P Error Count Register – Byte 1 | 0x00 |
| 0x9F | 0xN19F | Receive STS-1 Path – REI-P Error Count Register – Byte 0 | 0x00 |
| 0xA0 – 0xA5 | 0xN1A0 – 0xN1A5 | Reserved | 0x00 |
| 0xA6 | 0xN1A6 | Receive STS-1 Path – Pointer Value Register – Byte 1 | 0x00 |
| 0xA7 | 0xN1A7 | Receive STS-1 Path – Pointer Value Register – Byte 0 | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|---|----------------|
| 0xA8 – 0xBA | 0xN1A8 – 0xN1BA | Reserved | 0x00 |
| 0xBB | 0xN1BB | Receive STS-1 Path – AUTO AIS Control Register | 0x00 |
| 0xBC – 0xBE | 0xN1BC – 0xN1BE | Reserved | 0x00 |
| 0xBF | 0xN1BF | Receive STS-1 Path – Serial Port Control Register | 0x00 |
| 0xC0 – 0xC2 | 0xN1C0 – 0xN1C2 | Reserved | 0x00 |
| 0xC3 | 0xN1C3 | Receive STS-1 Path – SONET Receive Auto Alarm Register – Byte 0 | 0x00 |
| 0xC4 – 0xD2 | 0xN1C4 – 0xN1D2 | Reserved | |
| 0xD3 | 0xN1D3 | Receive STS-1 Path – Receive J1 Byte Capture Register | 0x00 |
| 0xC4-0xC6 | 0xN1C4 – 0xN1C6 | Reserved | 0x00 |
| 0xD7 | 0xN1D7 | Receive STS-1 Path – Receive B3 Byte Capture Register | 0x00 |
| 0xD8 – 0xDA | 0xN1D8 – 0xN1DA | Reserved | 0x00 |
| 0xDB | 0xN1DB | Receive STS-1 Path – Receive C2 Byte Capture Register | 0x00 |
| 0xDC – 0xDE | 0xN1DC – 0xN1DE | Reserved | 0x00 |
| 0xDF | 0xN1DF | Receive STS-1 Path – Receive G1 Byte Capture Register | 0x00 |
| 0xE0 – 0xE2 | 0xN1E0 – 0xN1E2 | Reserved | 0x00 |
| 0xE3 | 0xN1E3 | Receive STS-1 Path – Receive F2 Byte Capture Register | 0x00 |
| 0xE4 – 0xE6 | 0xN1E4 – 0xN1E6 | Reserved | 0x00 |
| 0xE7 | 0xN1E7 | Receive STS-1 Path – Receive H4 Byte Capture Register | 0x00 |
| 0xE8 – 0xEA | 0xN1E8 – 0xN1EA | Reserved | 0x00 |
| 0xEB | 0xN1EB | Receive STS-1 Path – Receive Z3 Byte Capture Register | 0x00 |
| 0xEC – 0xEE | 0xN1EC – 0xN1EE | Reserved | 0x00 |
| 0xEF | 0xN1EF | Receive STS-1 Path – Receive Z4 (K3) Byte Capture Register | 0x00 |
| 0xF0 – 0xF2 | 0xN1F0 – 0xN1F2 | Reserved | 0x00 |
| 0xF3 | 0xN1F3 | Receive STS-1 Path – Receive Z5 Byte Capture Register | 0x00 |
| 0xF6 – 0xFF | 0xN1F6 – 0xN1FF | Reserved | 0x00 |

1.9.2 RECEIVE STS-1 TOH AND POH PROCESSOR BLOCK REGISTER DESCRIPTION

Table 299: Receive STS-1 Transport Control Register – Byte 0 (Address Location = 0xN103)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|------------------|------------------|--------------------|--------|------------------|---------------|---------------|
| Unused | SF Detect Enable | SD Detect Enable | Descramble Disable | Unused | REI-L Error Type | B2 Error Type | B1 Error Type |
| R/O | R/W | R/W | R/W | R/O | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|---|
| 7 | Unused | R/O | |
| 6 | SF Detect Enable | R/W | <p>Signal Failure (SF) Detect Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable SF Detection by the Receive STS-1 TOH Processor block.</p> <p>0 – SF Detection is disabled.</p> <p>1 – SF Detection is enabled:</p> |
| 5 | SD Detect Enable | R/W | <p>Signal Degrade (SD) Detect Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable SD Detection by the Receive STS-1 TOH Processor block.</p> <p>0 – SD Detection is disabled.</p> <p>1 – SD Detection is enabled.</p> |
| 4 | Descramble Disable | R/W | <p>De-Scramble Disable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable de-scrambling by the Receive STS-1 TOH Processor block, associated with channel N.</p> <p>0 – De-Scrambling is enabled.</p> <p>1 – De-Scrambling is disabled.</p> |
| 3 | Unused | R/O | |
| 2 | REI-L Error Type | R/W | <p>REI-L Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Receive Transport REI-L Error Count” register is incremented.</p> <p>0 – Configures the Receive STS-1 TOH Processor block to count REI-L Bit Errors.</p> <p>In this case the “Receive Transport REI-L Error Count” register will be incremented by the value of the lower nibble within the M0/M1 byte.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to count REI-L Frame Errors.</p> <p>In this case the “Receive Transport REI-L Error Count” register will be incremented each time the Receive STS-1 TOH Processor block receives a “non-zero” M0/M1 byte.</p> |
| 1 | B2 Error Type | R/W | <p>B2 Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Receive</p> |

| | | | |
|---|---------------|-----|--|
| | | | <p>Transport B2 Error Count” register is incremented.</p> <p>0 – Configures the Receive STS-1 TOH Processor block to count B2 bit errors.</p> <p>In this case, the “Receive Transport B2 Error Count” register will be incremented by the number of bits, within the B2 value, that is in error.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to count B2 frame errors.</p> <p>In this case, the “Receive Transport B2 Error Count” register will be incremented by the number of erred STS-1 frames.</p> |
| 0 | B1 Error Type | R/W | <p>B1 Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Receive Transport B1 Error Count” register is incremented.</p> <p>0 – Configures the Receive STS-1 TOH Processor block to count B1 bit errors.</p> <p>In this case, the “Receive Transport B1 Error Count” register will be incremented by the number of bits, within the B1 value, that is in error.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to count B2 bit errors.</p> <p>In this case, the “Receive Transport B1 Error Count” register will be incremented by the number of erred STS-1 frames.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 300: Receive STS-1 Transport Status Register – Byte 1 (Address Location= 0xN106)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|---------------------|---------------------|----------------|
| Unused | | | | | J0 Message Mismatch | J0 Message Unstable | AIS_L Detected |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------|------|---|
| 7 – 3 | Unused | R/O | |
| 2 | J0 Message Mismatch | R/O | <p>J0 – Section Trace Mismatch Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring the Section Trace Mismatch condition. The Receive STS-1 TOH Processor block will declare a J0 (Section Trace) Mismatch condition, whenever it accepts a J0 Message that differs from the “Expected J0 Message”.</p> <p>0 – Section Trace Mismatch Condition is NOT declared. 1 – Section Trace Mismatch Condition is currently declared.</p> |
| 1 | J0 Message Unstable | R/O | <p>J0 – Section Trace Unstable Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring the Section Trace Instability condition. The Receive STS-1 TOH Processor block will declare a J0 (Section Trace) Unstable condition, whenever the “J0 Unstable” counter reaches the value 8. The “J0 Unstable” counter will be incremented for each time that it receives a J0 message that differs from the “Expected J0 Message”. The “J0 Unstable” counter is cleared to “0” whenever the Receive STS-3 TOH Processor block has received a given J0 Message 3 (or 5) consecutive times.</p> <p>Note: Receiving a given J0 Message 3 (or 5) consecutive times also sets this bit-field to “0”.</p> <p>0 – Section Trace Instability condition is NOT declared. 1 – Section Trace Instability condition is currently declared.</p> |
| 0 | AIS_L Detected | R/O | <p>AIS-L State:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently detecting an AIS-L (Line AIS) pattern in the incoming STS-1 data stream. AIS-L is declared if bits 6, 7 and 8 (e.g., the Least Significant Bits, within the K2 byte) value the value “1, 1, 1” for five consecutive STS-1 frames.</p> <p>0 – AIS-L is NOT currently declared. 1 – AIS-L is currently being declared.</p> |

Table 301: Receive STS-1 Transport Status Register – Byte 0 (Address Location = 0xN107)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------|-------------|--------------|-------------|-------------|---------------------|---------------------|---------------------|
| RDI-L Declared | S1 Unstable | APS Unstable | SF Detected | SD Detected | LOF Defect Detected | SEF Defect Declared | LOS Defect Declared |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------|------|---|
| 7 | RDI-L Declared | R/O | <p>RDI-L Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is detecting a Line-Remote Defect Indicator, in the incoming STS-1 signal. RDI-L is declared when bits 6, 7 and 8 (e.g., the three least significant bits) of the K2 byte contains the “1, 1, 0” pattern in 5 consecutive STS-1 frames.</p> <p>0 – RDI-L is NOT being declared. 1 – RDI-L is currently being declared.</p> |
| 6 | S1 Unstable | R/O | <p>S1 Unstable Condition:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring the “S1 Byte Instability” condition. The Receive STS-1 TOH Processor block will declare an “S1 Byte Instability” condition whenever the “S1 Byte Unstable Counter” reaches the value 32. The “S1 Byte Unstable Counter” is incremented for each time that the Receive STS-1 TOH Processor block receives an S1 byte that differs from the previously received S1 byte. The “S1 Byte Unstable Counter” is cleared to “0” when the same S1 byte is received for 8 consecutive STS-1 frames.</p> <p>Note: Receiving a given S1 byte, in 8 consecutive STS-1 frames also sets this bit-field to “0”.</p> <p>0 – S1 Instability Condition is NOT declared. 1 – S1 Instability Condition is currently declared.</p> |
| 5 | APS Unstable | R/O | <p>APS (K1, K2 Byte) Instability:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring the “K1, K2 Byte Unstable” condition. The Receive STS-1 TOH Processor block will declare a “K1, K2 Byte Unstable” condition whenever the Receive STS-1 TOH Processor block fails to receive the same set of K1, K2 bytes, in 12 consecutive STS-1 frames. The “K1, K2 Byte Instability” condition is cleared whenever the STS-1 Receiver receives a given set of K1, K2 byte values in three consecutive STS-1 frames.</p> <p>0 – K1, K2 Instability Condition is NOT declared. 1 – K1, K2 Instability Condition is currently declared.</p> |
| 4 | SF Detected | R/O | <p>SF (Signal Failure) Defect Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring the SF defect. The SF defect is declared when the number of B2 errors observed over a given time interval exceeds a certain threshold.</p> <p>0 – SF Defect is NOT being declared.</p> <p>This bit is set to “0” when the number of B2 errors (accumulated over a given</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---------------------|-----|---|
| | | | <p>interval of time) does not exceed the “SF Declaration” threshold.</p> <p>1 – SF Defect is being declared.</p> <p>This bit is set to “1” when the number of B2 errors (accumulated over a given interval of time) does exceed the “SF Declaration” threshold.</p> |
| 3 | SD Detected | R/O | <p>SD (Signal Degrade) Defect Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring the SD defect. The SD defect is declared when the number of B2 errors observed over a given time interval exceeds a certain threshold.</p> <p>0 – SD Defect is NOT being declared.</p> <p>This bit is set to “0” when the number of B2 errors (accumulated over a given interval of time) does not exceed the “SD Declaration” threshold.</p> <p>1 – SD Defect is being declared.</p> <p>This bit is set to “1” when the number of B2 errors (accumulated over a given interval of time) does exceed the “SD Declaration” threshold.</p> |
| 2 | LOF Defect Declared | R/O | <p>LOF (Loss of Frame) Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring the LOF defect. The Receive STS-1 TOH Processor block will declare the LOF defect if it has been declaring the SEF condition for 24 consecutive STS-1 frame periods. Once the LOF defect is declared, then the Receive STS-1 TOH Processor block will clear the LOF defect if it has not been declaring the SEF condition for 3ms (or 24 consecutive STS-1 frame periods).</p> <p>0 – The Receive STS-1 TOH Processor block is NOT currently declaring the LOF condition.</p> <p>1 – The Receive STS-1 TOH Processor block is currently declaring the LOF condition.</p> |
| 1 | SEF Defect Declared | R/O | <p>SEF (Severely Errored Frame):</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring an SEF condition. The Receive STS-1 TOH Processor block will declare an SEF condition if it detects Framing Alignment byte errors in four consecutive STS-1 frames. Once the SEF condition is declared the Receive STS-1 TOH Processor block will clear the SEF condition if it detects two consecutive STS-1 frames with un-erred framing alignment bytes.</p> <p>0 – Indicates that the Receive STS-1 TOH Processor block is NOT declaring the SEF condition.</p> <p>1 – Indicates that the Receive STS-1 TOH Processor block is currently declaring the SEF condition.</p> |
| 0 | LOS Defect Declared | R/O | <p>LOS (Loss of Signal) Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring an LOS (Loss of Signal) condition. The Receive STS-1 TOH Processor block will declare an LOS condition if it detects “LOS_THRESHOLD[15:0]” consecutive “All Zero” bytes in the incoming STS-1 data stream.</p> <p>Note: The user can set the “LOS_THRESHOLD[15:0]” value by writing the appropriate data into the “Receive STS-1 Transport – LOS Threshold Value” Register (Address Location= 0xN12E and 0xN12F).</p> <p>0 – Indicates that the Receive STS-1 TOH Processor block is NOT currently</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|--|
| | | | declaring an LOS condition. 1 – Indicates that the Receive STS-1 TOH Processor block is currently declaring an LOS condition. |
|--|--|--|--|

Table 302: Receive STS-1 Transport Interrupt Status Register – Byte 2 (Address Location= 0xN109)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|----------------------------------|----------------------------------|
| Unused | | | | | | Change of AIS-L Interrupt Status | Change of RDI-L Interrupt Status |
| R/O | R/O | R/O | R/O | R/O | R/O | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------------|------|--|
| 7 - 2 | Unused | R/O | |
| 1 | Change of AIS-L Interrupt Status | RUR | <p>Change of AIS-L (Line AIS) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of AIS-L Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of AIS-L Condition” interrupt has not occurred since the last read of this register.</p> <p>1 – The “Change of AIS-L Condition” interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the current state of AIS-L by reading the contents of Bit 0 (AIS-L Defect Declared) within the “Receive STS-1 Transport Status Register – Byte 1” (Address Location= 0xN106).</p> |
| 0 | Change of RDI-L Interrupt Status | RUR | <p>Change of RDI-L (Line - Remote Defect Indicator) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of RDI-L Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of RDI-L Condition” interrupt has not occurred since the last read of this register.</p> <p>1 – The “Change of RDI-L Condition” interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the current state of RDI-L by reading out the state of Bit 7 (RDI-L Declared) within the “Receive STS-1 Transport Status Register – Byte 0” (Address Location= 0xN107).</p> |

Table 303: Receive STS-1 Transport Interrupt Status Register – Byte 1 (Address Location= 0xN10A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|--|--|---------------------------------|------------------------------|--------|---|--------------------------------|
| New S1 Byte Interrupt Status | Change in S1 Unstable State Interrupt Status | Change in J0 Unstable State Interrupt Status | New J0 Message Interrupt Status | J0 Mismatch Interrupt Status | Unused | Change in APS Unstable State Interrupt Status | NEW K1K2 Byte Interrupt Status |
| RUR | RUR | RUR | RUR | RUR | R/O | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 | New S1 Byte Value Interrupt Status | RUR | <p>New S1 Byte Value Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “New S1 Byte Value” Interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “New S1 Byte Value” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “New S1 Byte Value” interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the value for this most recently accepted value of the S1 byte by reading the “Receive STS-1 Transport S1 Value” register (Address Location= 0xN127).</p> |
| 6 | Change in S1 Byte Unstable State Interrupt Status | RUR | <p>Change in S1 Byte Unstable State – Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in S1 Byte Unstable State” Interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change in S1 Byte Unstable State” Interrupt has occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in S1 Byte Unstable State” Interrupt has not occurred since the last read of this register.</p> <p>Note: The user can obtain the current “S1 Unstable” state by reading the contents of Bit 6 (S1 Unstable) within the “Receive STS-1 Transport Status Register – Byte 0” (Address Location= 0xN107).</p> |
| 5 | Change in J0 Message Unstable State Interrupt Status | RUR | <p>Change of J0 (Section Trace) Message Unstable condition – Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of J0 (Section Trace) Message Instability” condition interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change of J0 (Section Trace) Message Instability” condition interrupt has not occurred since the last read of this register.</p> <p>1 – Indicates that the “Change of J0 (Section Trace) Message Instability” condition interrupt has occurred since the last read of this register.</p> |
| 4 | New J0 Message Interrupt Status | RUR | <p>New J0 Trace Message Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the</p> |

| | | | |
|---|---|-----|--|
| | | | <p>“New J0 Trace Message” interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “New J0 Trace Message Interrupt” has not occurred since the last read of this register.</p> <p>1 – Indicates that the “New J0 Trace Message Interrupt” has occurred since the last read of this register.</p> <p>Note: The user can read out the contents of the “Receive J0 Trace Buffer”, which is located at Address Locations 0xN300 through 0xN33F.</p> |
| 3 | J0 Mismatch Interrupt Status | RUR | <p>Change in J0 – Section Trace Mismatch Condition” Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in J0 – Section Trace Mismatch Condition” interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change in J0 – Section Trace Mismatch Condition” interrupt has not occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in J0 – Section Trace Mismatch Condition” interrupt has occurred since the last read of this register.</p> <p>Note: The user can determine whether the “J0 – Section Trace Mismatch” condition is “cleared” or “declared” by reading the state of Bit 2 (J0_MIS) within the “Receive STS-1 Transport Status Register – Byte 1 (Address Location= 0xN106).</p> |
| 2 | Unused | R/O | |
| 1 | Change in APS Unstable State Interrupt Status | RUR | <p>Change of APS (K1, K2 Byte) Instability Condition – Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of APS (K1, K2 Byte) Instability Condition” interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change of APS (K1, K2 Byte) Instability Condition” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change of APS (K1, K2 Byte) Instability Condition” interrupt has occurred since the last read of this register.</p> <p>Note: The user can determine whether the “K1, K2 Instability Condition” is being declared or cleared by reading out the contents of Bit 5 (APS_INV), within the “Receive STS-1 Transport Status Register – Byte 0” (Address Location= 0xN107).</p> |
| 0 | New K1K2 Byte Interrupt Status | RUR | <p>New K1, K2 Byte Value Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “New K1, K2 Byte Value” Interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “New K1, K2 Byte Value” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “New K1, K2 Byte Value” Interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the contents of the new K1 byte by</p> |

| | | | |
|--|--|--|--|
| | | | <p><i>reading out the contents of the "Receive STS-1 Transport K1 Value" Register (Address Location= 0xN11F). Further, the user can also obtain the contents of the new K2 byte by reading out the contents of the "Receive STS-1 Transport K2 Value" Register (Address Location= 0xN123).</i></p> |
|--|--|--|--|

Table 304: Receive STS-1 Transport Interrupt Status Register – Byte 0 (Address Location= 0xN10B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|---|---|--|--|--|--------------------------------|--|
| Change of SF Condition Interrupt Status | Change of SD Condition Interrupt Status | Detection of REI-L Error Interrupt Status | Detection of B2 Error Interrupt Status | Detection of B1 Error Interrupt Status | Change of LOF Condition Interrupt Status | Change of SEF Interrupt Status | Change of LOS Condition Interrupt Status |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | Change of SF Condition Interrupt Status | RUR | <p>Change of Signal Failure (SF) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of SF Interrupt” has occurred since the last read of this register.</p> <p>0 - The “Change of SF Condition Interrupt” has NOT occurred since the last read of this register.</p> <p>1 – The “Change of SF Condition Interrupt” has occurred since the last read of this register.</p> <p>Note: The user can determine the current “SF” condition by reading out the state of Bit 4(SF Declared) within the “Receive STS-1 Transport Status Register – Byte 0 (Address Location= 0xN107).</p> |
| 6 | Change of SD Condition Interrupt Status | RUR | <p>Change of Signal Degrade (SD) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of SD Condition Interrupt” has occurred since the last read of this register.</p> <p>0 - The “Change of SD Condition Interrupt” has NOT occurred since the last read of this register.</p> <p>1 – The “Change of SD Condition Interrupt” has occurred since the last read of this register.</p> <p>Note: The user can determine the current “SD” condition by reading out the state of Bit 3 (SD Declared) within the “Receive STS-1 Transport Status Register – Byte 0 (Address Location= 0xN107).</p> |
| 5 | Detection of REI-L Interrupt Status | RUR | <p>Detection of Line – Remote Error Indicator Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of Line – Remote Error Indicator” Interrupt has occurred since the last read of this register.</p> <p>0 - The “Detection of Line – Remote Error Indicator” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Detection of Line – Remote Error Indicator” Interrupt has occurred since the last read of this register.</p> |
| 4 | Detection of B2 Error Interrupt Status | RUR | <p>Detection of B2 Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of B2 Error Interrupt” has occurred since the last read of this register.</p> <p>0 - The “Detection of B2 Error Interrupt” has NOT occurred since the last read of this register.</p> <p>1 – The “Detection of B2 Error Interrupt” has occurred since the last read of this register.</p> |

| | | | |
|---|--|-----|--|
| 3 | Detection of B1 Error Interrupt Status | RUR | <p>Detection of B1 Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of B1 Error Interrupt” has occurred since the last read of this register.</p> <p>0 - The “Detection of B1 Error Interrupt” has NOT occurred since the last read of this register.</p> <p>1 – The “Detection of B1 Error Interrupt” has occurred since the last read of this register</p> |
| 2 | Change of LOF Condition Interrupt Status | RUR | <p>Change of Loss of Frame (LOF) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of LOF Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of LOF Condition” interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Change of LOF Condition” interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current “LOF” condition by reading out the state of Bit 2 (LOF Defect Declared) within the “Receive STS-1 Transport Status Register – Byte 0 (Address Location= 0xN107).</i></p> |
| 1 | Change of SEF Condition Interrupt Status | RUR | <p>Change of SEF Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of SEF Condition” Interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of SEF Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Change of SEF Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current “SEF” condition by reading out the state of Bit 1 (SEF Defect Declared) within the “Receive STS-1 Transport Status Register – Byte 0 (Address Location= 0xN107).</i></p> |
| 0 | Change of LOS Condition Interrupt Status | RUR | <p>Change of Loss of Signal (LOS) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of LOS Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of LOS Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Change of LOS Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current “LOS” status by reading out the contents of Bit 0 (LOS Defect Declared) within the Receive STS-1 Transport Status Register – Byte 0 (Address Location= 0xN107).</i></p> |

Table 305: Receive STS-1 Transport Interrupt Enable Register – Byte 2 (Address Location= 0xN10D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|--|--|
| Unused | | | | | | Change of AIS-L Condition Interrupt Enable | Change of RDI-L Condition Interrupt Enable |
| R/O | R/O | R/O | R/O | R/O | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 2 | Unused | R/O | |
| 1 | Change of AIS-L Condition Interrupt Enable | R/W | <p>Change of AIS-L (Line AIS) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of AIS-L Condition” interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 TOH Processor block declares the “AIS-L” condition. • When the STS-1 Receiver clears the “AIS-L” condition. <p>0 – Disables the “Change of AIS-L Condition” Interrupt. 1 – Enables the “Change of AIS-L Condition” Interrupt.</p> |
| 0 | Change of RDI-L Condition Interrupt Enable | R/W | <p>Change of RDI-L (Line Remote Defect Indicator) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of RDI-L Condition” interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 TOH Processor block declares the “RDI-L” condition. • When the Receive STS-1 TOH Processor clears the “RDI-L” condition. <p>0 – Disables the “Change of RDI-L Condition” Interrupt. 1 – Enables the “Change of RDI-L Condition” Interrupt.</p> |

Table 306: Receive STS-1 Transport Interrupt Enable Register – Byte 1 (Address Location= 0xN10E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|---|--|---------------------------------|------------------------------|--------|---|--------------------------------|
| New S1 Byte Interrupt Enable | Change in S1 Byte Unstable State Interrupt Enable | Change in J0 Message Unstable State Interrupt Enable | New J0 Message Interrupt Enable | J0 Mismatch Interrupt Enable | Unused | Change in APS Unstable State Interrupt Enable | New K1K2 Byte Interrupt Enable |
| R/W | R/W | R/W | R/W | R/W | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 | New S1 Byte Value Interrupt Enable | R/W | <p>New S1 Byte Value Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the “New S1 Byte Value” Interrupt. If the user enables this interrupt, then the Receive STS-1 TOH Processor block will generate this interrupt anytime it receives and accepts a new S1 byte value. The Receive STS-1 TOH Processor block will accept a new S1 byte after it has received it for 8 consecutive STS-1 frames.</p> <p>0 – Disables the “New S1 Byte Value” Interrupt. 1 – Enables the “New S1 Byte Value” Interrupt.</p> |
| 6 | Change in S1 Unstable State Interrupt Enable | R/W | <p>Change in S1 Byte Unstable State Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in S1 Byte Unstable State” Interrupt. If the user enables this bit-field, then the Receive STS-1 TOH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> When the Receive STS-1 TOH Processor block declares the “S1 Byte Instability” condition. When the Receive STS-1 TOH Processor block clears the “S1 Byte Instability” condition. <p>0 – Disables the “Change in S1 Byte Unstable State” Interrupt. 1 – Enables the “Change in S1 Byte Unstable State” Interrupt.</p> |
| 5 | Change in J0 Message Unstable State Interrupt Enable | R/W | <p>Change of J0 (Section Trace) Message Instability condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of J0 Message Instability Condition” Interrupt. If the user enables this interrupt, then the Receive STS-1 TOH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> Whenever the Receive STS-1 TOH Processor block declares the “J0 Message Instability” condition. Whenever the Receive STS-1 TOH Processor block clears the “J0 Message Instability” condition. <p>0 – Disable the “Change of J0 Message Instability” Interrupt. 1 – Enables the “Change of J0 Message Instability” Interrupt.</p> |
| 4 | New J0 Message Interrupt Enable | R/W | <p>New J0 Trace Message Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the “New J0 Trace Message” interrupt. If the user enables this interrupt, then the</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---|-----|--|
| | | | <p>Receive STS-1 TOH Processor block will generate this interrupt anytime it receives and accepts a new J0 Trace Message. The Receive STS-1 TOH Processor block will accept a new J0 Trace Message after it has received it 3 (or 5) consecutive times.</p> <p>0 – Disables the “New J0 Trace Message” Interrupt. 1 – Enables the “New J0 Trace Message” Interrupt.</p> |
| 3 | J0 Mismatch Interrupt Enable | R/W | <p>Change in “J0 – Section Trace Mismatch Condition” interrupt enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in J0 – Section Trace Mismatch condition” interrupt. If the user enables this interrupt, then the Receive STS-1 TOH Processor block will generate an interrupt in response to either of the following events.</p> <ol style="list-style-type: none"> The Receive STS-1 TOH Processor block declares a “J0 – Section Trace Mismatch” condition. The Receive STS-1 TOH Processor block clears the “J0 – Section Trace Mismatch” condition. <p>Note: <i>The user can determine whether the “J0 – Section Trace Mismatch” condition is “cleared or “declared” by reading the state of Bit 2 (J0_MIS) within the “Receive STS-1 Transport Status Register – Byte 1 (Address Location= 0xN106).</i></p> |
| 2 | Unused | R/O | |
| 1 | Change in APS Unstable State Interrupt Enable | R/W | <p>Change of APS (K1, K2 Byte) Instability Condition - Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of APS (K1, K2 Byte) Instability condition” interrupt. If the user enables this interrupt, then the Receive STS-1 TOH Processor block will generate an Interrupt in response to either of the following events.</p> <ol style="list-style-type: none"> If the Receive STS-1 TOH Processor block declares a “K1, K2 Instability” condition. If the Receive STS-1 TOH Processor block clears the “K1, K2 Instability” condition. |
| 0 | New K1K2 Byte Interrupt Enable | R/W | <p>New K1, K2 Byte Value Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “New K1, K2 Byte Value” Interrupt. If the user enables this interrupt, then the Receive STS-1 TOH Processor block will generate this interrupt anytime it receives and accepts a new K1, K2 byte value. The Receive STS-1 TOH Processor block will accept a new K1, K2 byte value, after it has received it within 3 (or 5) consecutive STS-1 frames.</p> <p>0 – Disables the “New K1, K2 Byte Value” Interrupt. 1 – Enables the “New K1, K2 Byte Value” Interrupt.</p> |

Table 307: Receive STS-1 Transport Interrupt Status Register – Byte 0 (Address Location= 0xN10F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|---|---|--|--|--|--|--|
| Change of SF Condition Interrupt Enable | Change of SD Condition Interrupt Enable | Detection of REI-L Error Interrupt Enable | Detection of B2 Error Interrupt Enable | Detection of B1 Error Interrupt Enable | Change of LOF Condition Interrupt Enable | Change of SEF Condition Interrupt Enable | Change of LOS Condition Interrupt Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | Change of SF Condition Interrupt Enable | R/W | <p>Change of Signal Failure (SF) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of Signal Failure (SF) Condition” Interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt anytime the Receive STS-1 TOH Processor block detects an SF condition.</p> <p>0 – Disables the “Change of SF Condition Interrupt”.</p> <p>1 – Enables the “Change of SF Condition Interrupt”.</p> |
| 6 | Change of SD Condition Interrupt Enable | R/W | <p>Change of Signal Degrade (SD) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of Signal Degrade (SD) Condition” Interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt anytime the Receive STS-1 TOH Processor block detects an SD condition.</p> <p>0 – Disables the “Change of SD Condition Interrupt”.</p> <p>1 – Enables the “Change of SD Condition Interrupt”.</p> |
| 5 | Detection of REI-L Interrupt Enable | R/W | <p>Detection of Line – Remote Error Indicator Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of Line – Remote Error Indicator” interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt anytime the Receive STS-1 TOH Processor block detects an REI-L condition.</p> <p>0 – Disables the “Line - Remote Error Indicator” Interrupt.</p> <p>1 – Enables the “Line – Remote Error Indicator” Interrupt.</p> |
| 4 | Detection of B2 Error Interrupt Enable | R/W | <p>Detection of B2 Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of B2 Error” Interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt anytime the Receive STS-1 TOH Processor block detects a B2 error.</p> <p>0 – Disables the “Detection of B2 Error Interrupt”.</p> <p>1 – Enables the “Detection of B2 Error Interrupt”.</p> |
| 3 | Detection of B1 Error Interrupt Enable | R/W | <p>Detection of B1 Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of B1 Error” Interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt anytime the Receive STS-1 TOH Processor block detects a B1 error.</p> <p>0 – Disables the “Detection of B1 Error Interrupt”.</p> <p>1 – Enables the “Detection of B1 Error Interrupt”.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--|-----|---|
| 2 | Change of LOF Condition Interrupt Enable | R/W | <p>Change of Loss of Frame (LOF) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of LOF Condition” interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 TOH Processor block declares the “LOF” condition. • When the Receive STS-1 TOH Processor block clears the “LOF” condition. <p>0 – Disables the “Change of LOF Condition Interrupt.” 1 – Enables the “Change of LOF Condition” Interrupt.</p> |
| 1 | Change of SEF Condition Interrupt Enable | R/W | <p>Change of SEF Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of SEF Condition” Interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 TOH Processor block declares the “SEF” condition. • When the Receive STS-1 TOH Processor block clears the “SEF” condition. <p>0 – Disables the “ Change of SEF Condition Interrupt”. 1 – Enables the “Change of SEF Condition Interrupt”.</p> |
| 0 | Change of LOS Condition Interrupt Enable | R/W | <p>Change of Loss of Signal (LOS) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of LOS Condition” interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 TOH Processor block declares the “LOS” condition. • When the Receive STS-1 TOH Processor block clears the “LOS” condition. <p>0 – Disables the “Change of LOS Condition Interrupt.” 1 – Enables the “Change of LOS Condition” Interrupt.</p> |

Table 308: Receive STS-1 Transport – B1 Error Count Register – Byte 3 (Address Location= 0xN110)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B1_Error_Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7 - 0 | B1_Error_Count[31:24] | RUR | <p>B1 Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Receive Transport – B1 Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a B1 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B1 Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of bits, within the B1 value that are in error 2. If the B1 Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B1 bytes. |

Table 309: Receive STS-1 Transport – B1 Error Count Register – Byte 2 (Address Location= 0xN111)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B1_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 0 | B1_Error_Count[23:16] | RUR | <p>B1 Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Receive Transport – B1 Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a B1 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B1 Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of bits, within the B1 value that are in error. 2. If the B1 Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B1 bytes. |

Table 310: Receive STS-1 Transport – B1 Error Count Register – Byte 1 (Address Location= 0xN112)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
|-------|-------|-------|-------|-------|-------|-------|-------|

| B1_Error_Count[15:8] | | | | | | | |
|----------------------|-----|-----|-----|-----|-----|-----|-----|
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------|------|---|
| 7 - 0 | B1_Error_Count[15:8] | RUR | <p>B1 Error Count – (Bits 15 through 8)</p> <p>This RESET-upon-READ register, along with “Receive Transport – B1 Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a B1 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B1 Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of bits, within the B1 value that are in error 2. If the B1 Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B1 bytes. |

Table 311: Receive STS-1 Transport – B1 Error Count Register – Byte 0 (Address Location= 0xN113)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|
| B1_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------|------|--|
| 7 - 0 | B1_Error_Count[7:0] | RUR | <p>B1 Error Count – LSB:</p> <p>This RESET-upon-READ register, along with “Receive Transport – B1 Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a B1 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B1 Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of bits, within the B1 value that are in error. 2. If the B1 Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B1 bytes. |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 312: Receive STS-1 Transport – B2 Error Count Register – Byte 3 (Address Location= 0xN114)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B2_Error_Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 0 | B2_Error_Count[31:24] | RUR | <p>B2 Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Transport – B2 Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a B2 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B2 Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of bits, within the B2 value that are in error. 2. If the B2 Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B2 bytes. |

Table 313: Receive STS-1 Transport – B2 Error Count Register – Byte 2 (Address Location= 0xN115)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B2_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 0 | B2_Error_Count[23:16] | RUR | <p>B2 Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Receive Transport – B2 Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a B2 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B2 Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of bits, within the B2 value that are in error. 2. If the B2 Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B2 bytes. |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 314: Receive STS-1 Transport – B2 Error Count Register – Byte 1 (Address Location= 0xN116)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------|-------|-------|-------|-------|-------|-------|-------|
| B2_Error_Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------|------|--|
| 7 - 0 | B2_Error_Count[15:8] | RUR | <p>B2 Error Count – (Bits 15 through 8)</p> <p>This RESET-upon-READ register, along with “Receive Transport – B2 Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a B2 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B2 Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of bits, within the B2 value that are in error. 2. If the B2 Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B2 bytes. |

Table 315: Receive STS-1 Transport – B2 Error Count Register – Byte 0 (Address Location= 0xN117)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|
| B2_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------|------|--|
| 7 - 0 | B2_Error_Count[7:0] | RUR | <p>B2 Error Count – LSB:</p> <p>This RESET-upon-READ register, along with “Receive Transport – B2 Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a B2 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B2 Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of bits, within the B2 value that are in error. 2. If the B2 Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B2 bytes. |

Table 316: Receive STS-1 Transport – REI-L Error Count Register – Byte 3 (Address Location = 0xN118)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_L_Error_Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|--|
| 7 - 0 | REI_L_Error_Count[31:24] | RUR | <p>REI-L Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Receive Transport – REI-L Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a Line - Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-L Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the nibble-value within the REI-L field of the M0 byte. 2. If the REI-L Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-L values. |

Table 317: Receive STS-1 Transport – REI_L Error Count Register – Byte 2 (Address Location= 0xN119)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_L_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|--|
| 7 - 0 | REI_L_Error_Count[23:16] | RUR | <p>REI-L Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Receive Transport – REI-L Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a Line – Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-L Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the nibble-value within the REI-L field of the M0 byte. 2. If the REI-L Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-L values. |

Table 318: Receive STS-1 Transport – REI_L Error Count Register – Byte 1 (Address Location=0xN11A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_L_Error_Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 - 0 | REI_L_Error_Count[15:8] | RUR | <p>REI-L Error Count – (Bits 15 through 8)</p> <p>This RESET-upon-READ register, along with “Receive Transport – REI-L Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a Line –Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-L Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the nibble-value within the REI-L field of the M0 byte. 2. If the REI-L Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-L values. |

Table 319: Receive STS-1 Transport – REI_L Error Count Register – Byte 0 (Address Location=0xN11B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_L_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 0 | REI_L_Error_Count[7:0] | RUR | <p>REI-L Error Count – LSB:</p> <p>This RESET-upon-READ register, along with “Receive Transport – REI-L Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a Line – Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-L Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the nibble-value within the REI-L field of the M0 byte. 2. If the REI-L Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-L values. |

Table 320: Receive STS-1 Transport – Received K1 Byte Value (Address Location= 0xN11F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| Filtered_K1_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 – 0 | Filtered_K1_Value[7:0] | R/O | <p>Filtered/Accepted K1 Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently “filtered” K1 value, that the Receive STS-1 TOH Processor block has received. These bit-fields are valid if the K1/K2 pair (to which it belongs) has been received for 3 consecutive STS-1 frames.</p> <p>This register should be polled by Software in order to determine various APS codes.</p> |

Table 321: Receive STS-1 Transport – Received K2 Byte Value (Address Location= 0xN123)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| Filtered_K2_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 – 0 | Filtered_K2_Value[7:0] | R/O | <p>Filtered/Accepted K2 Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently “filtered” K2 value, that the Receive STS-1 TOH Processor block has received. These bit-fields are valid if the K1/K2 pair (to which it belongs) has been received for 3 consecutive STS-1 frames.</p> <p>This register should be polled by Software in order to determine various APS codes.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 322: Receive STS-1 Transport – Received S1 Byte Value (Address Location= 0xN127)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| Filtered_S1_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 – 0 | Filtered_S1_Value[7:0] | R/O | <p>Filtered/Accepted S1 Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently “filtered” S1 value that the Receive STS-1 TOH Processor block has received. These bit-fields are valid if it has been received for 8 consecutive STS-1 frames.</p> |

Table 323: Receive STS-1 Transport – LOS Threshold Value - MSB (Address Location= 0xN12E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|
| LOS_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------|------|---|
| 7 - 0 | LOS_THRESHOLD[15:8] | R/W | <p>LOS Threshold Value – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – LOS Threshold Value – LSB” register specify the number of consecutive (All Zero) bytes that the Receive STS-1 TOH Processor block must detect before it can declare an LOS condition.</p> |

Table 324: Receive STS-1 Transport – LOS Threshold Value - LSB (Address Location= 0xN12F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------|-------|-------|-------|-------|-------|-------|-------|
| LOS_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|--|
| 7 - 0 | LOS_THRESHOLD[7:0] | R/W | <p>LOS Threshold Value – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1Transport – LOS Threshold Value – MSB” register specify the number of consecutive (All Zero) bytes that the Receive STS-1 TOH Processor block must detect before it can declare an LOS condition.</p> |

Table 325: Receive STS-1 Transport – Receive SF SET Monitor Interval – Byte 2 (Address Location= 0xN131)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_MONITOR_WINDOW[23:16] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------|------|---|
| 7 - 0 | SF_SET_MONITOR_WINDOW[23:16] | R/W | <p>SF_SET_MONITOR_INTERVAL – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF SET Monitor Interval – Byte 1 and Byte 0” registers permit the user to specify the number of STS-1 Frame periods that will constitute a SET Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-1 TOH Processor block is checking for SF, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into the “Receive Transport SF SET Threshold” register, then an SF condition will be declared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 326: Receive STS-1 Transport – Receive SF SET Monitor Interval – Byte 1 (Address Location=0xN132)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_MONITOR_WINDOW[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|---|
| 7 - 0 | SF_SET_MONITOR_WINDOW[15:8] | R/W | <p>SF_SET_MONITOR_INTERVAL (Bits 15 through 8):</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF SET Monitor Interval – Byte 2 and Byte 0” registers permit the user to specify the number of STS-1 Frame periods that will constitute a SET Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-1 TOH Processor block is checking for SF, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Receive STS-1 Transport SF SET Threshold” register, then an SF condition will be declared.</p> |

Table 327: Receive STS-1 Transport – Receive SF SET Monitor Interval – Byte 0 (Address Location=0xN133)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_MONITOR_WINDOW[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------|------|---|
| 7 - 0 | SF_SET_MONITOR_WINDOW[7:0] | R/W | <p>SF_SET_MONITOR_INTERVAL – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF SET Monitor Interval – Byte 2 and Byte 1” registers permit the user to specify the number of STS-1 Frame periods that will constitute a SET Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-1 TOH Processor block is checking for SF, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Receive STS-1 Transport SF SET Threshold” register, then an SF condition will be declared.</p> |

Table 328: Receive STS-1 Transport – Receive SF SET Threshold – Byte 1 (Address Location= 0xN136)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 0 | SF_SET_THRESHOLD[15:8] | R/W | <p>SF_SET_THRESHOLD – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF SET Threshold – Byte 0” registers permit the user to specify the number of B2 bit errors that will cause the Receive STS-1 TOH Processor block to declare an SF (Signal Failure) condition.</p> <p>When the Receive STS-1 TOH Processor block is checking for SF, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into this and the “Receive STS-1 Transport SF SET Threshold – Byte 0” register, then an SF condition will be declared.</p> |

Table 329: Receive STS-1 Transport – Receive SF SET Threshold – Byte 0 (Address Location= 0xN137)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 0 | SF_SET_THRESHOLD[7:0] | R/W | <p>SF_SET_THRESHOLD – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF SET Threshold – Byte 1” registers permit the user to specify the number of B2 bit errors that will cause the Receive STS-1 TOH Processor block to declare an SF (Signal Failure) condition.</p> <p>When the Receive STS-1 TOH Processor block is checking for SF, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into this and the “Receive STS-1 Transport SF SET Threshold – Byte 1” register, then an SF condition will be declared.</p> |

Table 330: Receive STS-1 Transport – Receive SF CLEAR Threshold – Byte 1 (Address Location=0xN13A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------|------|---|
| 7 - 0 | SF_CLEAR_THRESHOLD [15:8] | R/W | <p>SF_CLEAR_THRESHOLD – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF CLEAR Threshold – Byte 0” registers permit the user to specify the upper limit for the number of B2 bit errors that will cause the Receive STS-1 TOH Processor block to clear the SF (Signal Failure) condition.</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing SF, it will accumulate B2 errors for a total of 8 CLEAR Sub-Interval periods. If the number of accumulated B2 errors is less than that programmed into this and the “Receive STS-1 Transport SF CLEAR Threshold – Byte 0” register, then an SF condition will be cleared.</p> |

Table 331: Receive STS-1 Transport – Receive SF CLEAR Threshold – Byte 0 (Address Location=0xN13B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|---|
| 7 - 0 | SF_CLEAR_THRESHOLD [7:0] | R/W | <p>SF_CLEAR_THRESHOLD – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF CLEAR Threshold – Byte 1” registers permit the user to specify the upper limit for the number of B2 bit errors that will cause the Receive STS-1 TOH Processor block to clear the SF (Signal Failure) condition.</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing SF, it will accumulate B2 errors for a total of 8 CLEAR Sub-Interval periods. If the number of accumulated B2 errors is less than that programmed into this and the “Receive STS-1 Transport SF CLEAR Threshold – Byte 1” register, then an SF condition will be cleared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 332: Receive STS-1 Transport – Receive SD Set Monitor Interval – Byte 2 (Address Location= 0xN13D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_MONITOR_WINDOW[23:16] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------|------|---|
| 7-0 | SD_SET_MONITOR_WINDOW [23:16] | R/W | <p>SF_SET_MONITOR_INTERVAL – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF SET Monitor Interval – Byte 1 and Byte 0” registers permit the user to specify the number of STS-1 Frame periods that will constitute a SET Sub-Interval for SD (Signal Degrade) declaration.</p> <p>When the Receive STS-1 TOH Processor block is checking for SD, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Receive STS-1 Transport SD SET Threshold” register, then an SD condition will be declared.</p> |

Table 333: Receive STS-1 Transport – Receive SD Set Monitor Interval – Byte 1 (Address Location= 0xN13E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_MONITOR_WINDOW[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------|------|---|
| 7-0 | SD_SET_MONITOR_WINDOW [15:8] | R/W | <p>SD_SET_MONITOR_INTERVAL – Bits 15 through 8:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SD SET Monitor Interval – Byte 2 and Byte 0” registers permit the user to specify the number of STS-1 Frame periods that will constitute a SET Sub-Interval for SD (Signal Degrade) declaration.</p> <p>When the Receive STS-1 TOH Processor block is checking for SD, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Receive STS-1 Transport SD SET Threshold” register, then an SD condition will be declared.</p> |

Table 334: Receive STS-1 Transport – Receive SD Set Monitor Interval – Byte 0 (Address Location=0xN13F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_MONITOR_WINDOW[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|---|
| 7-0 | SD_SET_MONITOR_WINDOW [7:0] | R/W | <p>SD_SET_MONITOR_INTERVAL – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SD SET Monitor Interval – Byte 2 and Byte 1” registers permit the user to specify the number of STS-1 Frame periods that will constitute a SET Sub-Interval for SD (Signal Degrade) declaration.</p> <p>When the Receive STS-1 TOH Processor block is checking for SD, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Receive STS-1 Transport SD SET Threshold” register, then an SD condition will be declared.</p> |

Table 335: Receive STS-1 Transport – Receive SD SET Threshold – Byte 1 (Address Location=0xN142)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 0 | SD_SET_THRESHOLD[15:8] | R/W | <p>SD_SET_THRESHOLD – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SD SET Threshold – Byte 0” registers permit the user to specify the number of B2 bit errors that will cause the Receive STS-1 TOH Processor block to declare an SD (Signal Degrade) condition.</p> <p>When the Receive STS-1 TOH Processor block is checking for SD, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into this and the “Receive STS-1 Transport SD SET Threshold – Byte 0” register, then an SD condition will be declared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 336: Receive STS-1 Transport – Receive SD SET Threshold – Byte 0 (Address Location= 0xN143)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 0 | SD_SET_THRESHOLD[7:0] | R/W | <p>SD_SET_THRESHOLD – LSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-1 Transport – SD SET Threshold – Byte 1” registers, allow the user to specify the number of B2 bit errors that will cause the Receive STS-1 TOH Processor block to declare an SD (Signal Degrade) condition.</p> <p>When the Receive STS-1 TOH Processor block is checking for SD, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that programmed into this and the “Receive STS-1 Transport SD SET Threshold – Byte 1” register, then an SD condition will be declared.</p> |

Table 337: Receive STS-1 Transport – Receive SD CLEAR Threshold – Byte 1 (Address Location= 0xN146)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|--|
| 7 - 0 | SD_CLEAR_THRESHOLD [15:8] | R/W | <p>SD_CLEAR_THRESHOLD – MSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-1 Transport – SD CLEAR Threshold – Byte 0” registers, allow the user to specify the upper limit for the number of B2 bit errors that will cause the Receive STS-1 TOH Processor block to clear the SD (Signal Degrade) condition.</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing SD, it will accumulate B2 errors for a total of 8 CLEAR Sub-Interval periods. If the number of accumulated B2 errors is less than that programmed into this and the “Receive STS-1 Transport SD CLEAR Threshold – Byte 0” register, then an SD condition will be cleared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 338: Receive STS-1 Transport – Receive SD CLEAR Threshold – Byte 1 (Address Location= 0xN147)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 - 0 | SD_CLEAR_THRESHOLD[7:0] | R/W | <p>SD_CLEAR_THRESHOLD – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SD CLEAR Threshold – Byte 1” registers permit the user to specify the upper limit for the number of B2 bit errors that will cause the Receive STS-1 TOH Processor block to clear the SD (Signal Degrade) condition.</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing SD, it will accumulate B2 errors for a total of 8 CLEAR Sub-Interval periods. If the number of accumulated B2 errors is less than that programmed into this and the “Receive STS-1 Transport SD CLEAR Threshold – Byte 1” register, then an SD condition will be cleared.</p> |

Table 339: Receive STS-1 Transport – Force SEF Condition Register (Address Location= 0xN14B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|-----------|
| Unused | | | | | | | SEF FORCE |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------|------|---|
| 7 – 1 | Unused | R/O | |
| 0 | SEF FORCE | R/W | <p>SEF Force:</p> <p>This READ/WRITE bit-field permits the user to force the Receive STS-1 TOH Processor block (within Channel N) to declare an SEF defect. The Receive STS-1 TOH Processor block will then attempt to reacquire framing.</p> <p>Writing a “1” into this bit-field configures the Receive STS-1 TOH Processor block to declare the SEF defect. The Receive STS-1 TOH Processor block will automatically set this bit-field to “0” once it has reacquired framing (e.g., has detected two consecutive STS-1 frames with the correct A1 and A2 bytes).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 340: Receive STS-1 Transport – Receive J0 Trace Buffer Control Register (Address Location= 0xN14F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|----------|-------------|----------|------------|-------|
| Unused | | | READ SEL | ACCEPT THRD | MSG TYPE | MSG LENGTH | |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | |
|------------|-----------------------------------|------|---|------------|-----------------------------------|--|--|
| 7 – 5 | Unused | R/O | | | | | |
| 4 | READ SEL | R/W | <p>J0 Buffer Read Selection:</p> <p>This READ/WRITE bit-field permits a user to specify which of the following buffer segments to read.</p> <ul style="list-style-type: none"> a. Valid Message Buffer b. Expected Message Buffer <p>0 – Executing a READ to the Receive J0 Trace Buffer, will return contents within the “Valid Message” buffer.</p> <p>1 – Executing a READ to the Receive J0 Trace Buffer, will return contents within the “Expected Message Buffer”.</p> <p>Note: In the case of the Receive STS-3 TOH Processor block, the “Receive J0 Trace Buffer” is located at Address Location 0xN300 through 0xN33F.</p> | | | | |
| 3 | ACCEPT THRD | R/W | <p>Message Accept Threshold:</p> <p>This READ/WRITE bit-field permits a user to select the number of consecutive times that the Receive STS-1 TOH Processor block must receive a given J0 Trace Message, before it is accepted, as described below.</p> <p>0 – The Receive STS-1 TOH Processor block accepts the J0 Message after it has received it the third time in succession.</p> <p>1 – The Receive STS-1 TOH Processor block accepts the J0 Message after it has received in the fifth time in succession.</p> | | | | |
| 2 | MSG TYPE | R/W | <p>Message Alignment Type:</p> <p>This READ/WRITE bit-field permits a user to specify have the Receive STS-1 TOH Processor block will locate the boundary of the J0 Trace Message, as indicated below.</p> <p>0 – Message boundary is indicated by “Line Feed”.</p> <p>1 – Message boundary is indicated by the presence of a “1” in the MSB of the first byte (within the J0 Trace Message).</p> | | | | |
| 1 - 0 | MSG LENGTH | R/W | <p>J0 Message Length:</p> <p>These READ/WRITE bit-fields permit the user to specify the length of the J0 Trace Message, that the Receive STS-1 TOH Processor block will receive. The relationship between the content of these bit-fields and the corresponding J0 Trace Message Length is presented below.</p> <table border="1" style="width: 100%; margin-top: 10px;"> <thead> <tr> <th>MSG LENGTH</th> <th>Resulting J0 Trace Message Length</th> </tr> </thead> <tbody> <tr> <td> </td> <td> </td> </tr> </tbody> </table> | MSG LENGTH | Resulting J0 Trace Message Length | | |
| MSG LENGTH | Resulting J0 Trace Message Length | | | | | | |
| | | | | | | | |

| | | | | | |
|--|--|--|-------|----------|--|
| | | | 00 | 1 Byte | |
| | | | 01 | 16 Bytes | |
| | | | 10/11 | 64 Bytes | |

Table 341: Receive STS-1 Transport – Receive SD Burst Error Tolerance – Byte 1 (Address Location= 0xN152)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_BURST_TOLERANCE[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|--|
| 7 - 0 | SD_BURST_TOLERANCE [15:8] | R/W | <p>SD_BURST_TOLERANCE – MSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-1 Transport – SD BURST Tolerance – Byte 0” registers permit the user to specify the maximum number of B2 bit errors that the corresponding Receive STS-1 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-1 frame period), when determining whether or not to declare an SD (Signal Degrade) defect condition.</p> <p>Note: <i>The purpose of this feature is to permit the user to provide some level of B2 error burst filtering, when the Receive STS-1 TOH Processor block is accumulating B2 byte errors in order to declare the SD defect condition. The user can implement this feature in order to configure the Receive STS-1 TOH Processor block to detect B2 bit errors in multiple “Sub-Interval” periods before it will declare the SD defect condition.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 342: Receive STS-1 Transport – Receive SD Burst Error Tolerance – Byte 0 (Address Location= 0xN153)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_BURST_TOLERANCE[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 - 0 | SD_BURST_TOLERANCE[7:0] | R/W | <p>SD_BURST_TOLERANCE – LSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-1 Transport – SD BURST Tolerance – Byte 1” registers permit the user to specify the maximum number of B2 bit errors that the corresponding Receive STS-1 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-1 frame period), when determining whether or not to declare an SD (Signal Degrade) condition.</p> <p>Note: <i>The purpose of this feature is to permit the user to provide some level of B2 error burst filtering, when the Receive STS-1 TOH Processor block is accumulating B2 byte errors in order to declare the SD defect condition. The user can implement this feature in order to configure the Receive STS-1 TOH Processor block to detect B2 bit errors in multiple “Sub-Interval” periods before it will declare the SD defect condition.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 343: Receive STS-1 Transport – Receive SF Burst Error Tolerance – Byte 1 (Address Location= 0xN156)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_BURST_TOLERANCE[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|---|
| 7 - 0 | SF_BURST_TOLERANCE[15:8] | R/W | <p>SF_BURST_TOLERANCE – MSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-1 Transport – SF BURST Tolerance – Byte 0” registers permit the user to specify the maximum number of B2 bit errors that the corresponding Receive STS-1 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-1 frame period), when determining whether or not to declare an SF (Signal Failure) condition.</p> <p>Note: <i>The purpose of this feature is to permit the user to provide some level of B2 error burst filtering, when the Receive STS-1 TOH Processor block is accumulating B2 byte errors in order to declare the SF defect condition. The user can implement this feature in order to configure the Receive STS-1 TOH Processor block to detect B2 bit errors in multiple “Sub-Interval” periods before it will declare the SF defect condition.</i></p> |

Table 344: Receive STS-1 Transport – Receive SF Burst Error Tolerance – Byte 0 (Address Location=0xN157)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_BURST_TOLERANCE[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|--|
| 7 - 0 | SF_BURST_TOLERANCE[7:0] | R/W | <p>SF_BURST_TOLERANCE – LSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-1 Transport – SF BURST Tolerance – Byte 1” registers permit the user to specify the maximum number of B2 bit errors that the corresponding Receive STS-1 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-1 frame period), when determining whether or not to declare an SF (Signal Failure) condition.</p> <p>Note:</p> <p><i>The purpose of this feature is to permit the user to provide some level of B2 error burst filtering, when the Receive STS-1 TOH Processor block is accumulating B2 byte errors in order to declare the SF defect condition. The user can implement this feature in order to configure the Receive STS-1 TOH Processor block to detect B2 bit errors in multiple “Sub-Interval” periods before it will declare the SF defect condition.</i></p> |

Table 345: Receive STS-1 Transport – Receive SD Clear Monitor Interval – Byte 2 (Address Location=0xN159)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_MONITOR_WINDOW[23:16] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------|------|---|
| 7 - 0 | SD_CLEAR_MONITOR_WINDOW [23:16] | R/W | <p>SD_CLEAR_MONITOR_INTERVAL – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SD Clear Monitor Interval – Byte 1 and Byte 0” registers permit the user to specify the number of STS-1 Frame periods that will constitute a CLEAR Sub-Interval for SD (Signal Degrade).</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing the SD defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-1 Transport SD Clear Threshold” register, then the SD defect will be cleared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 346: Receive STS-1 Transport – Receive SD Clear Monitor Interval – Byte 1 (Address Location=0xN15A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_MONITOR_WINDOW[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|---|
| 7 - 0 | SD_CLEAR_MONITOR_WINDOW [15:8] | R/W | <p>SD_CLEAR_MONITOR_INTERVAL – Bits 15 through 8:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SD Clear Monitor Interval – Byte 2 and Byte 0” registers permit the user to specify the number of STS-1 Frame periods that will constitute a CLEAR Sub-Interval for SD (Signal Degrade).</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing the SD defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-1 Transport SD Clear Threshold” register, then the SD defect will be cleared.</p> |

Table 347: Receive STS-1 Transport – Receive SD Clear Monitor Interval – Byte 0 (Address Location=0xN15B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_MONITOR_WINDOW[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------|------|---|
| 7 - 0 | SD_CLEAR_MONITOR_WINDOW [7:0] | R/W | <p>SD_CLEAR_MONITOR_INTERVAL – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SD Clear Monitor Interval – Byte 2 and Byte 1” registers permit the user to specify the number of STS-1 Frame periods that will constitute a CLEAR Sub-Interval for SD (Signal Degrade).</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing the SD defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-1 Transport SD Clear Threshold” register, then the SD defect will be cleared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 348: Receive STS-1 Transport – Receive SF Clear Monitor Interval – Byte 2 (Address Location= 0xN15D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_MONITOR_WINDOW[23:16] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------|------|---|
| 7 - 0 | SF_CLEAR_MONITOR_WINDOW [23:16] | R/W | <p>SF_CLEAR_MONITOR_INTERVAL – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF Clear Monitor Interval – Byte 1 and Byte 0” registers permit the user to specify the number of STS-1 Frame periods that will constitute a CLEAR Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing the SF defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-1 Transport SF Clear Threshold” register, then the SF defect will be cleared.</p> |

Table 349: Receive STS-1 Transport – Receive SF Clear Monitor Interval – Byte 1 (Address Location= 0xN15E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_MONITOR_WINDOW[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|---|
| 7 - 0 | SF_CLEAR_MONITOR_WINDOW [15:8] | R/W | <p>SF_CLEAR_MONITOR_INTERVAL – Bits 15 through 8:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF Clear Monitor Interval – Byte 2 and Byte 0” registers permit the user to specify the number of STS-1 Frame periods that will constitute a CLEAR Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing the SF defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-1 Transport SF Clear Threshold” register, then the SF defect will be cleared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 350: Receive STS-1 Transport – Receive SF Clear Monitor Interval – Byte 0 (Address Location= 0xN15F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_MONITOR_WINDOW[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------------|------|---|
| 7 - 0 | SF_CLEAR_MONITOR_WINDOW [7:0] | R/W | <p>SF_CLEAR_MONITOR_INTERVAL – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF Clear Monitor Interval – Byte 2 and Byte 1” registers permit the user to specify the number of STS-1 Frame periods that will constitute a CLEAR Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing the SF defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-1 Transport SF Clear Threshold” register, then the SF defect will be cleared.</p> |

Table 351: Receive STS-1 Transport – Auto AIS Control Register (Address Location= 0xN163)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|--|--------------------------------------|--------------------------------------|--------|---------------------------------------|---------------------------------------|-------------------------------------|
| Transmit AIS-P (Down-stream) upon J0 Message Unstable | Transmit AIS-P (Down-stream) Upon Section Trace Message Mismatch | Transmit AIS-P (Down-stream) upon SF | Transmit AIS-P (Down-stream) upon SD | Unused | Transmit AIS-P (Down-stream) upon LOF | Transmit AIS-P (Down-stream) upon LOS | Transmit AIS-P (Down-stream) Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 | Transmit AIS-P (Down-stream) upon J0 Message Unstable | R/W | <p>Transmit Path AIS upon Detection of Unstable Section Trace (J0):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-1 POH Processor blocks), anytime it detects an Unstable Section Trace (J0) condition in the “incoming” STS-1 data-stream.</p> <p>0 – Does not configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable Section Trace” condition.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable Section Trace” condition.</p> <p>Note: The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</p> |
| 6 | Transmit AIS-P (Down-stream) Upon J0 Message Mismatch | R/W | <p>Transmit Path AIS (AIS-P) upon Detection of Section Trace (J0) Mismatch:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-1 POH Processor blocks), anytime it detects a Section Trace (J0) Mismatch condition in the “incoming” STS-1 data stream.</p> <p>0 – Does not configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects a “Section Trace Mismatch” condition.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects a “Section Trace Mismatch” condition.</p> <p>Note: The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</p> |
| 5 | Transmit AIS-P (Down-stream) upon SF | R/W | <p>Transmit Path AIS upon Signal Failure (SF):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--------------------------------------|-----|--|
| | | | <p>STS-1 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-1 POH Processor block), anytime it declares an SF condition.</p> <p>0 – Does not configure the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the SF defect.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the SF defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 4 | Transmit AIS-P (Downstream) upon SD | R/W | <p>Transmit Path AIS upon Signal Degrade (SD):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-1 POH Processor block) anytime it declares an SD condition.</p> <p>0 – Does not configure the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the SD defect.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the SD defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 3 | Unused | R/O | |
| 2 | Transmit AIS-P (Downstream) upon LOF | R/W | <p>Transmit Path AIS upon Loss of Frame (LOF):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-1 POH Processor block), anytime it declares an LOF condition.</p> <p>0 – Does not configure the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the LOF defect.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the LOF defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 1 | Transmit AIS-P (Downstream) upon LOS | R/W | <p>Transmit Path AIS upon Loss of Signal (LOS):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-1 POH Processor block), anytime it declares an LOS condition.</p> |

| | | | |
|---|----------|-----|--|
| | | | <p>0 – Does not configure the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) anytime it declares the LOS defect.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) anytime it declares the LOS defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 0 | AUTO AIS | R/W | <p>Automatic Transmission of AIS-P Enable:</p> <p>This READ/WRITE bit-field serves two purposes.</p> <p>It permits the user to configure the Receive STS-1 TOH Processor block to automatically transmit the Path AIS (AIS-P) indicator, via the down-stream traffic (e.g., towards the Receive STS-1 POH Processor block), upon detection of an SF, SD, Section Trace Mismatch, Section Trace Unstability, LOF or LOS conditions.</p> <p>It also permits the user to configure the Receive STS-1 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-1 POH Processor block) anytime it detects an AIS-L condition in the “incoming” STS-1 datastream.</p> <p>0 – Configures the Receive STS-1 TOH Processor block to NOT automatically transmit the AIS-P indicator (via the “downstream” traffic) upon detection of the AIS-L or any of the “above-mentioned” conditions.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) upon detection of the AIS-L or any of the “above-mentioned” condition.</p> <p>Note: <i>The user must also set the corresponding bit-fields (within this register) to “1” in order to configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator upon detection of a given alarm/defect condition.</i></p> |

Table 352: Receive STS-1 Transport – Auto AIS (in Downstream STS-1s) Control Register (Address Location= 0xN16B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|---|---|--|--|--------|---|
| Unused | | Transmit AIS-P (via Downstream STS-1s) upon LOS | Transmit AIS-P (via Downstream STS-1s) upon LOF | Transmit AIS-P (via Downstream STS-1s) upon SD | Transmit AIS-P (via Downstream STS-1s) upon SF | Unused | Transmit AIS-P (via Downstream STS-1s) Enable |
| R/O | R/O | R/W | R/W | R/W | R/W | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 - 6 | Unused | R/O | |
| 5 | Transmit AIS-P (via Downstream STS-1s) upon LOS | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon LOS (Loss of Signal):</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (in the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the LOS defect.</p> <p>0 – Does not configure the corresponding Transmit SONET POH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the LOS defect.</p> <p>1 – Configure the corresponding Transmit SONETPOH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the LOS defect.</p> <p>Note:</p> <p>1. In the “long-run” the function of this bit-field is exactly the same as that of Bit 1 (Transmit AIS-P Down-stream – Upon LOS), within the Receive STS-1 Transport – Auto AIS Control Register (Address Location= 0xN163). The only difference is that this register bit will cause the corresponding “downstream” Transmit SONET POH Processor block to IMMEDIATELY begin to transmit the AIS-P condition whenever the Receive STS-1 TOH Processor block declares the LOS defect. This will permit the user to easily comply with the Telcordia GR-253-CORE requirements of an NE transmitting the AIS-P indicator downstream within 125us of the NE declaring the LOS defect.</p> <p>In the case of Bit 1 (Transmit AIS-P Downstream – Upon LOS), several SONET frame periods are required (after the Receive STS-1 TOH Processor block has declared the LOS defect), before the corresponding Transmit SONET POH Processor block will begin the process of transmitting the AIS-P indicator.</p> <p>2. In addition to setting this bit-field to “1”, the user must also set Bit 0 (Transmit AIS-P via Downstream STS-1s Enable) within this register, in order enable this feature.</p> |
| 4 | Transmit AIS-P (via Downstream STS-1s) upon LOF | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon LOF (Loss of Frame):</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (in the corresponding channel) to</p> |

| | | | |
|----------|---|------------|--|
| | | | <p>automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the LOF defect.</p> <p>0 – Does not configure the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the LOF defect.</p> <p>1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the LOF defect.</p> <p>Note:</p> <p>1. In the “long-run” the function of this bit-field is exactly the same as that of Bit 2 (Transmit AIS-P Down-stream – Upon LOF), within the Receive STS-1 Transport – Auto AIS Control Register (Address Location= 0xN163). The only difference is that this register bit will cause the corresponding “downstream” Transmit SONET POH Processor blocks to IMMEDIATELY begin to transmit the AIS-P condition whenever the Receive STS-1 TOH Processor block declares the LOF defect. This will permit the user to easily comply with the Telcordia GR-253-CORE requirements of an NE transmitting the AIS-P indicator downstream within 125us of the NE declaring the LOF defect.</p> <p>In the case of Bit 2 (Transmit AIS-P Downstream – Upon LOF), several SONET frame periods are required (after the Receive STS-3 TOH Processor block has declared the LOS defect), before the corresponding Transmit SONET POH Processor block will begin the process of transmitting the AIS-P indicator.</p> <p>2. In addition to setting this bit-field to “1”, the user must also set Bit 0 (Transmit AIS-P via Downstream STS-1s Enable) within this register, in order enable this feature.</p> |
| <p>3</p> | <p>Transmit AIS-P (via Downstream STS-1s) upon SD</p> | <p>R/W</p> | <p>Transmit AIS-P (via Downstream STS-1s) upon SD (Signal Degrade):</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (in the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signals (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the SD defect.</p> <p>0 – Does not configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the SD defect.</p> <p>1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the SD defect.</p> <p>Note:</p> <p>1. In the “long-run” the function of this bit-field is exactly the same as that of Bit 4 (Transmit AIS-P Down-stream – Upon SD), within the Receive STS-1 Transport – Auto AIS Control Register (Address Location= 0xN163). The only difference is that this register bit will cause the corresponding “downstream” Transmit SONET POH Processor blocks to IMMEDIATELY begin to transmit the AIS-P condition whenever the Receive STS-1 TOH Processor block declares</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--|-----|---|
| | | | <p>the SD defect. This will permit the user to easily comply with the Telcordia GR-253-CORE requirements of an NE transmitting the AIS-P indicator downstream within 125us of the NE declaring the LOS defect.</p> <p>In the case of Bit 1 (Transmit AIS-P Downstream – Upon LOF), several SONET frame periods are required (after the Receive STS-1 TOH Processor block has declared the SD defect), before the corresponding Transmit SONET POH Processor block will begin the process of transmitting the AIS-P indicator.</p> <p>2. In addition to setting this bit-field to “1”, the user must also set Bit 0 (Transmit AIS-P via Downstream STS-1s Enable) within this register, in order enable this feature.</p> |
| 2 | Transmit AIS-P (via Downstream STS-1s) upon SF | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon Signal Failure (SF):</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (in the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares an SF condition.</p> <p>0 – Does not configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the SF defect.</p> <p>1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the SF defect.</p> <p>Note:</p> <p>In the “long-run” the function of this bit-field is exactly the same as that of Bit 5 (Transmit AIS-P Down-stream – Upon SF), within the Receive STS-1 Transport – Auto AIS Control Register (Address Location= 0xN163). The only difference is that this register bit will cause the corresponding “downstream” Transmit SONET POH Processor blocks to IMMEDIATELY begin to transmit the AIS-P condition whenever the Receive STS-1 TOH Processor block declares the SF defect. This will permit the user to easily comply with the Telcordia GR-253-CORE requirements of an NE transmitting the AIS-P indicator downstream within 125us of the NE declaring the SF defect.</p> <p>In the case of Bit 5 (Transmit AIS-P Downstream – Upon SF), several SONET frame periods are required (after the Receive STS-1 TOH Processor block has declared the SF defect), before the corresponding Transmit SONET POH Processor blocks will begin the process of transmitting the AIS-P indicator.</p> <p>2. In addition to setting this bit-field to “1”, the user must also set Bit 0 (Transmit AIS-P via Downstream STS-1s Enable) within this register, in order enable this feature.</p> |
| 1 | Unused | R/O | |
| 0 | Transmit AIS-P (via Downstream STS-1s) Enable | R/W | <p>Automatic Transmission of AIS-P (via the downstream STS-1s) Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P indicator, via its “outbound” STS-1 signal (within the outbound STS-3 signal), upon detection of an SF, SD, LOS and LOF condition via the Receive STS-1 TOH Processor block.</p> <p>0 – Does not configure the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P indicator, whenever the Receive STS-1 TOH Processor block declares either the LOS, LOF,</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|---|
| | | | <p>SD or the SF defects.</p> <p>1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P indicator, whenever the Receive STS-1 TOH Processor block declares either the LOS, LOF, SD or the SF defects.</p> |
|--|--|--|---|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 353: Receive STS-1 Path – Control Register – Byte 2 (Address Location= 0xN183)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------------|------------|------------------|---------------|
| Unused | | | | Check Stuff | RDI-P Type | REI-P Error Type | B3 Error Type |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------|------|---|
| 7 - 4 | Unused | R/O | |
| 3 | Check Stuff | R/W | <p>Check (Pointer Adjustment) Stuff Select:</p> <p>This READ/WRITE bit-field permits the user to enable/disable the SONET standard recommendation that a pointer increment or decrement operation, detected within 3 SONET frames of a previous pointer adjustment operation (e.g., negative stuff, positive stuff) is ignored.</p> <p>0 – Disables this SONET standard implementation. In this mode, all pointer-adjustment operations that are detected will be accepted.</p> <p>1 – Enables this “SONET standard” implementation. In this mode, all pointer-adjustment operations that are detected within 3 SONET frame periods of a previous pointer-adjustment operation, will be ignored.</p> |
| 2 | RDI-P Type | R/W | <p>Path - Remote Defect Indicator Type Select:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 POH Processor block to support either the “Single-Bit” or the “Enhanced” RDI-P, as described below.</p> <p>0 – Configures the Receive STS-1 POH Processor block to support the Single-Bit RDI-P. In this mode, the Receive STS-1 POH Processor block will only monitor Bit 5, within the G1 byte (of the incoming SPE data), in order to declare and clear the RDI-P indicator.</p> <p>1 – Configures the Receive STS-1 POH Processor block to support the Enhanced RDI-P (ERDI-P). In this mode, the Receive STS-1 POH Processor block will monitor bits 5, 6 and 7, within the G1 byte, in order to declare and clear the RDI-P indicator.</p> |
| 1 | REI-P Error Type | R/W | <p>REI-P Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Receive Path REI-P Error Count” register is incremented.</p> <p>0 – Configures the Receive STS-1 POH Processor block to count REI-P Bit Errors.</p> <p>In this case, the “Receive Path REI-P Error Count” register will be incremented by the value of the lower nibble within the G1 byte.</p> <p>1 – Configures the Receive STS-1 POH Processor block to count REI-P Frame Errors.</p> <p>In this case, the “Receive Path REI-P Error Count” register will be incremented by a single count each time the Receive STS-1 POH Processor block receives a G1 byte, in which bits 1 through 4 are set to a “non-zero” value.</p> |
| 0 | B3 Error Type | R/W | <p>B3 Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Receive Path B3 Error Count” register is incremented.</p> |

| | | | |
|--|--|--|--|
| | | | <p>0 – Configures the Receive STS-1 POH Processor block to count B3 bit errors. In this case, the “Receive Path B3 Error Count” register will be incremented by the number of bits, within the B3 value, that is in error.</p> <p>1 – Configures the Receive STS-1 POH Processor block to count B3 frame errors. In this case, the “Receive Path B3 Error Count” register will be incremented by the number of erred STS-1 frames.</p> |
|--|--|--|--|

Table 354: Receive STS-1 Path – Control Register – Byte 1 (Address Location= 0xN186)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|-----------------------|
| Unused | | | | | | | J1 Unstable Indicator |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7 – 1 | Unused | R/O | |
| 0 | J1 Unstable Indicator | R/O | <p>J1 – Path Trace Unstable Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring the Path Trace Unstable condition. The Receive STS-1 POH Processor block will declare a J1 (Path Trace) Unstable condition, whenever the “J1 Unstable” counter reaches the value “8”. The “J0 Unstable” counter will be incremented for each time that it receives a J1 message that differs from the previously received message. The “J1 Unstable” counter is cleared to “0” whenever the Receive STS-1 POH Processor block has received a given J1 Message 3 (or 5) consecutive times.</p> <p>Note: Receiving a given J1 Message 3 (or 5) consecutive times also sets this bit-field to “0”.</p> <p>0 – Path Trace Instability condition is NOT declared. 1 – Path Trace Instability condition is currently declared.</p> |

Table 355: Receive STS-1 Path – SONET Receive POH Status – Byte 0 (Address Location= 0xN187)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|----------------------------|------------------------|-----------------------|-----------------------|--------------------------|-----------------------|-----------------------|
| TIM-P Defect Declared | C2 Byte Unstable Condition | UNEQ-P Defect Declared | PLM-P Defect Declared | RDI-P Defect Declared | RDI-P Unstable Condition | LOP-P Defect Declared | AIS-P Defect Declared |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------|------|--|
| 7 | TIM-P Defect Declared | R/O | <p>Trace Identification Mismatch (TIM-P) Defect Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring the “Trace Identification Mismatch” condition.</p> <p>The Receive STS-1 POH Processor block will declare the “TIM-P” condition, when none of the received 64 byte string (received via the J1 byte) matches the expected 64 byte message.</p> <p>The Receive STS-1 POH Processor block will clear the “TIM-P” condition, when 80% of the received 64 byte string (received via the J1 byte) matches the expected 64 byte message.</p> <p>0 – Indicates that the Receive STS-1 POH Processor block is NOT currently declaring the TIM-P condition.</p> <p>1 – Indicates that the Receive STS-1 POH Processor block is currently declaring the TIM-P condition.</p> |
| 6 | C2 Byte Unstable Condition | R/O | <p>C2 Byte (Path Signal Label Byte) Unstable Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring the “Path Signal Label Byte” Unstable condition.</p> <p>The Receive STS-1 POH Processor block will declare a C2 (Path Signal Label Byte) Unstable condition, whenever the “C2 Unstable” counter reaches the value “5”. The “C2 Unstable” counter will be incremented for each time that it receives an SPE with a C2 byte value that differs from the previously received C2 byte value. The “C2 Unstable” counter is cleared to “0” whenever the Receive STS-1 POH Processor block has received 3 (or 5) consecutive SPEs of the same C2 byte value.</p> <p>Note: Receiving a given C2 byte value in 3 (or 5) consecutive SPEs also sets this bit-field to “0”.</p> <p>0 – C2 (Path Signal Label Byte) Unstable condition is NOT declared.</p> <p>1 – C2 (Path Signal Label Byte) Unstable condition is currently declared.</p> |
| 5 | UNEQ-P | R/O | <p>Path – Unequipped Indicator (UNEQ-P):</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring the UNEQ-P condition.</p> <p>The Receive STS-1 POH Processor block will declare a UNEQ-P condition, if it receives at least five (5) consecutive STS-1 frames, in which the C2 byte was set to 0x00 (which indicates that the SPE is “Unequipped”).</p> <p>The Receive STS-1 POH Processor block will clear the UNEQ-P condition, if it receives at least five (5) consecutive STS-1 frames, in which the C2 byte was set to a value other than 0x00.</p> <p>0 – Indicates that the Receive STS-1 POH Processor block is NOT declaring the</p> |

| | | | |
|---|-----------------------|-----|--|
| | | | <p>UNEQ-P condition.</p> <p>1 – Indicates that the Receive STS-1 POH Processor block is currently declaring the UNEQ-P condition.</p> <p>Note: <i>The Receive STS-1 POH Processor block will not declare the UNEQ-P condition if it configured to expect to receive STS-1 frames with C2 bytes being set to "0x00" (e.g., if the "Receive STS-1 Path – Expected Path Label Value" Register –Address Location= 0xN197) is set to "0x00".</i></p> |
| 4 | PLM-P Defect Declared | R/O | <p>Path Payload Mismatch Indicator (PLM-P):</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring the PLM-P condition.</p> <p>The Receive STS-1 POH Processor block will declare an PLM-P condition, if it receives at least five (5) consecutive STS-1 frames, in which the C2 byte was set to a value other than that which it is expecting to receive.</p> <p>Whenever the Receive STS-1 POH Processor block is determine whether or not it should declare the PLM-P defect, it checks the contents of the following two registers.</p> <ul style="list-style-type: none"> • The "Receive STS-1 Path – Received Path Label Value" Register (Address Location= 0xN196). • The "Receive STS-1 Path – Expected Path Label Value" Register (Address Location= 0xN197). <p>The "Receive STS-1 Path – Expected Path Label Value" Register contains the value of the C2 bytes, that the Receive STS-1 POH Processor blocks expects to receive.</p> <p>The "Receive STS-1 Path – Received Path Label Value" Register contains the value of the C2 byte, that the Receive STS-1 POH Processor block has most received "validated" (by receiving this same C2 byte in five consecutive STS-1 frames).</p> <p>The Receive STS-1 POH Processor block will declare a PLM-P condition, if the contents of these two register do not match. The Receive STS-1 POH Processor block will clear the PLM-P condition if whenever the contents of these two registers do match.</p> <p>0 – PLM-P defect is currently not being declared.</p> <p>1 – PLM-P defect is currently being declared.</p> <p>Note: <i>The Receive STS-1 POH Processor block will clear the PLM-P defect, upon detecting the UNEQ-P condition.</i></p> |
| 3 | RDI-P | R/O | <p>Path Remote Defect Indicator (RDI-P):</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring the RDI-P condition.</p> <p>If the Receive STS-1 POH Processor block is configured to support the "Single-bit RDI-P" function, then it will declare an RDI-P condition if Bit 5 (within the G1 byte of the incoming STS-1 frame) is set to "1" for "RDI-P_THRD" number of consecutive STS-1 frames.</p> <p>If the Receive STS-1 POH Processor block is configured to support the Enhanced RDI-P" (ERDI-P) function, then it will declare an RDI-P condition if Bits 5, 6 and 7 (within the G1 byte of the incoming STS-1 frame) are set to [0, 1, 0], [1, 0, 1] or [1, 1, 0] for "RDI-P_THRD" number of consecutive STS-1 frames.</p> <p>0 – Indicates that the Receive STS-1 POH Processor block is NOT declaring an RDI-P condition.</p> <p>1 – Indicates that the Receive STS-1 POH Processor block is currently declaring an RDI-P condition.</p> |

| | | | |
|---|-----------------------|-----|---|
| | | | <p>Note: The user can specify the value for “RDI-P_THRD” by writing the appropriate data into Bits 3 through 0 (RDI-P THRD) within the “Receive STS-1 Path – SONET Receive RDI-P Register (Address Location= 0xN193).</p> |
| 2 | RDI-P Unstable | R/O | <p>RDI-P (Path – Remote Defect Indicator) Unstable:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring the “RDI-P Unstable” condition. The Receive STS-1 POH Processor block will declare a “RDI-P Unstable” condition whenever the “RDI-P Unstable Counter” reaches the value “RDI-P THRD”. The “RDI-P Unstable” counter is incremented for each time that the Receive STS-1 POH Processor block receives an RDI-P value that differs from that of the previous STS-1 frame. The “RDI-P Unstable” counter is cleared to “0” whenever the same RDI-P value is received in “RDI-P_THRD” consecutive STS-1 frames.</p> <p>Note: Receiving a given RDI-P value, in “RDI-P_THRD” consecutive STS-1 frames also clears this bit-field to “0”.</p> <p>0 – RDI-P Unstable condition is NOT declared. 1 – RDI-P Unstable condition is currently declared.</p> <p>Note: The user can specify the value for “RDI-P_THRD” by writing the appropriate data into Bits 3 through 0 (RDI-P THRD) within the “Receive STS-1 Path – SONET Receive RDI-P Register (Address Location= 0xN193).</p> |
| 1 | LOP-P Defect Declared | R/O | <p>Loss of Pointer Indicator (LOP-P):</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring the LOP (Loss of Pointer) condition.</p> <p>The Receive STS-1 POH Processor block will declare the LOP-P condition, if it cannot detect a valid pointer (H1 and H2 bytes, within the TOH) within 8 to 10 consecutive SONET frames. Further, the Receive STS-1 POH Processor block will declare the LOP-P condition, if it detects 8 to 10 consecutive NDF events.</p> <p>The Receive STS-1 POH Processor block will clear the LOP-P condition, whenever the Receive STS-1 POH Processor detects valid pointer bytes (e.g., the H1 and H2 bytes, within the TOH) and normal NDF value for three consecutive STS-1 frames.</p> <p>0 – Indicates that the Receive STS-1 POH Processor block is NOT declaring the LOP-P condition. 1 – Indicates that the Receive STS-1 POH Processor block is currently declaring the LOP-P condition.</p> |
| 0 | AIS-P | R/O | <p>Path AIS (AIS-P) Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring an AIS-P condition. The Receive STS-1 POH Processor block will declare an AIS-P if it detects all of the following conditions for three consecutive STS-1 frames.</p> <ul style="list-style-type: none"> • The H1, H2 and H3 bytes are set to an “All Ones” pattern. • The entire SPE is set to an “All Ones” pattern. <p>The Receive STS-1 POH Processor block will clear the AIS-P indicator when it detects a valid STS-1 pointer (H1 and H2 bytes) and a “set” or “normal” NDF for three consecutive STS-1 frames.</p> <p>0 – Indicates that the Receive STS-1 POH Processor block is NOT currently declaring the AIS-P condition. 1 – Indicates that the Receive STS-1 POH Processor block is currently declaring the AIS-P condition.</p> <p>Note: The Receive STS-1 POH Processor block will NOT declare the LOP-P</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|---|
| | | | <i>condition if it detects an "All Ones" pattern in the H1, H2 and H3 bytes. It will, instead, declare the AIS-P condition.</i> |
|--|--|--|---|

Table 356: Receive STS-1 Path – SONET Receive Path Interrupt Status – Byte 2 (Address Location= 0xN189)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|---|--|--------|--|--|
| Unused | | | Detection of AIS Pointer Interrupt Status | Detection of Pointer Change Interrupt Status | Unused | Change in TIM-P Condition Interrupt Status | Change in J1 Unstable Condition Interrupt Status |
| R/O | R/O | R/O | RUR | RUR | R/O | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 5 | Unused | R/O | |
| 4 | Detection of AIS Pointer Interrupt Status | RUR | <p>Detection of AIS Pointer Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of AIS Pointer” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate this interrupt anytime it detects an “AIS Pointer” in the incoming STS-1 data stream.</p> <p>Note: An “AIS Pointer” is defined as a condition in which both the H1 and H2 bytes (within the TOH) are each set to an “All Ones” pattern.</p> <p>0 – Indicates that the “Detection of AIS Pointer” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of AIS Pointer” interrupt has occurred since the last read of this register.</p> |
| 3 | Detection of Pointer Change Interrupt Status | RUR | <p>Detection of Pointer Change Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of Pointer Change” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it accepts a new pointer value (e.g., H1 and H2 bytes, in the TOH bytes).</p> <p>0 – Indicates that the “Detection of Pointer Change” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of Pointer Change” Interrupt has occurred since the last read of this register.</p> |
| 2 | Unused | R/O | |
| 1 | Change in TIM-P Condition Interrupt Status | RUR | <p>Change in TIM-P (Trace Identification Mismatch) Condition Interrupt.</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in TIM-P” Condition interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--|-----|--|
| | | | <ul style="list-style-type: none"> • If the TIM-P condition is declared. • If the TIM-P condition is cleared. <p>0 – Indicates that the “Change in TIM-P Condition” Interrupt has not occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in TIM-P Condition” Interrupt has occurred since the last read of this register.</p> |
| 0 | Change in J1 Unstable Condition Interrupt Status | RUR | <p>Change in “J1 (Trace Identification Message) Unstable Condition” Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in J1 Unstable Condition” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declare the “J1 Unstable” Condition. • When the Receive STS-1 POH Processor block clears the “J1 Unstable” condition. <p>0 – Indicates that the “Change in J1 Unstable Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in J1 Unstable Condition” Interrupt has occurred since the last read of this register.</p> |

Table 357: Receive STS-1 Path – SONET Receive Path Interrupt Status – Byte 1 (Address Location= 0xN18A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------------|---|---|--|------------------------------|---|---|----------------------------------|
| New J1 Message Interrupt Status | Detection of REI-P Event Interrupt Status | Change in UNEQ-P Condition Interrupt Status | Change in PLM-P Condition Interrupt Status | New C2 Byte Interrupt Status | Change in C2 Byte Unstable Condition Interrupt Status | Change in RDI-P Unstable Condition Interrupt Status | New RDI-P Value Interrupt Status |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | New J1 Message Interrupt Status | RUR | <p>New J1 (Trace Identification) Message Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “New J1 Message” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it has accepted (or validated) and new J1 (Trace Identification) Message.</p> <p>0 – Indicates that the “New J1 Message” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “New J1 Message” Interrupt has occurred since the last read of this register.</p> |
| 6 | Detection of REI-P Event Interrupt Status | RUR | <p>Detection of REI-P Event Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of REI-P Event” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects an REI-P condition in the coming STS-1 data-stream.</p> <p>0 – Indicates that the “Detection of REI-P Event” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of REI-P Event” Interrupt has occurred since the last read of this register.</p> |
| 5 | Change in UNEQ-P Condition Interrupt Status | RUR | <p>Change in UNEQ-P (Path – Unequipped) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in UNEQ-P Condition” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled , then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares the UNEQ-P Condition. • When the Receive STS-1 POH Processor block clears the UNEQ-P Condition. <p>0 – Indicates that the “Change in UNEQ-P Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in UNEQ-P Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: The user can determine the current state of UNEQ-P by reading</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---|-----|--|
| | | | <p><i>out the state of Bit 5 (UNEQ-P Defect Declared) within the "Receive STS-1 Path – SONET Receive POH Status – Byte 0" Register (Address Location= 0xN187).</i></p> |
| 4 | Change in PLM-P Condition Interrupt Status | RUR | <p>Change in PLM-P (Path – Payload Mismatch) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit indicates whether or not the "Change in PLM-P Condition" interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares the "PLM-P" Condition. • When the Receive STS-1 POH Processor block clears the "PLM-P" Condition. <p>0 – Indicates that the "Change in PLM-P Condition" Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the "Change in PLM-P Condition" Interrupt has occurred since the last read of this register.</p> |
| 3 | New C2 Byte Interrupt Status | RUR | <p>New C2 Byte Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the "New C2 Byte" Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it has accepted a new C2 byte.</p> <p>0 – Indicates that the "New C2 Byte" Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the "New C2 Byte" Interrupt has occurred since the last read of this register.</p> |
| 2 | Change in C2 Byte Unstable Condition Interrupt Status | RUR | <p>Change in C2 Byte Unstable Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the "Change in C2 Byte Unstable Condition" Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares the "C2 Byte Unstable" condition. • When the Receive STS-1 POH Processor block clears the "C2 Byte Unstable" condition. <p>0 – Indicates that the "Change in C2 Byte Unstable Condition" Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the "Change in C2 Byte Unstable Condition" Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current state of "C2 Byte Unstable Condition" by reading out the state of Bit 6 (C2 Byte Unstable Condition) within the "Receive STS-1 Path – SONET Receive POH Status – Byte 0" Register (Address Location= 0xN187).</i></p> |
| 1 | Change in RDI-P Unstable Condition Interrupt Status | RUR | <p>Change in RDI-P Unstable Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the "Change in RDI-P Unstable Condition" interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will</p> |

| | | | |
|---|----------------------------------|-----|--|
| | | | <p>generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares an “RDI-P Unstable” condition. • When the Receive STS-1 POH Processor block clears the “RDI-P Unstable” condition. <p>0 – Indicates that the “Change in RDI-P Unstable Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in RDI-P Unstable Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current state of “RDI-P Unstable” by reading out the state of Bit 2 (RDI-P Unstable Condition) within the “Receive STS-1 Path – SONET Receive POH Status – Byte 0” Register (Address Location= 0xN187).</i></p> |
| 0 | New RDI-P Value Interrupt Status | RUR | <p>New RDI-P Value Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “New RDI-P Value” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate this interrupt anytime it receives and “validates” a new RDI-P value.</p> <p>0 – Indicates that the “New RDI-P Value” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “New RDI-P Value” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can obtain the “New RDI-P Value” by reading out the contents of the “RDI-P ACCEPT[2:0]” bit-fields. These bit-fields are located in Bits 6 through 4, within the “Receive STS-1 Path – SONET Receive RDI-P Register” (Address Location= 0xN193).</i></p> |

Table 358: Receive STS-1 Path – SONET Receive Path Interrupt Status – Byte 0 (Address Location= 0xN18B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|---|---|---|---|---|--|--|
| Detection of B3 Byte Error Interrupt Status | Detection of New Pointer Interrupt Status | Detection of Unknown Pointer Interrupt Status | Detection of Pointer Decrement Interrupt Status | Detection of Pointer Increment Interrupt Status | Detection of NDF Pointer Interrupt Status | Change of LOP-P Condition Interrupt Status | Change of AIS-P Condition Interrupt Status |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | Detection of B3 Byte Error Interrupt Status | RUR | <p>Detection of B3 Byte Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of B3 Byte Error” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects a B3 byte error in the incoming STS-1 data stream.</p> <p>0 – Indicates that the “Detection of B3 Byte Error” Interrupt has NOT occurred since the last read of this interrupt.</p> <p>1 – Indicates that the “Detection of B3 Byte Error” Interrupt has occurred since the last read of this interrupt.</p> |
| 6 | Detection of New Pointer Interrupt Status | RUR | <p>Detection of New Pointer Interrupt Status:</p> <p>This RESET-upon-READ indicates whether the “Detection of New Pointer” interrupt has occurred since the last read of this register.</p> <p>If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects a new pointer value in the incoming STS-1 frame.</p> <p>Note: <i>Pointer Adjustments with NDF will not generate this interrupt.</i></p> <p>0 – Indicates that the “Detection of New Pointer” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of New Pointer” Interrupt has occurred since the last read of this register.</p> |
| 5 | Detection of Unknown Pointer Interrupt Status | RUR | <p>Detection of Unknown Pointer Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of Unknown Pointer” interrupt has occurred since the last read of this register.</p> <p>If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime that it detects a “pointer” that does not fit into any of the following categories.</p> <ul style="list-style-type: none"> • An Increment Pointer • A Decrement Pointer • An NDF Pointer • An AIS (e.g., All Ones) Pointer • New Pointer <p>0 – Indicates that the “Detection of Unknown Pointer” interrupt has NOT</p> |

| | | | |
|---|---|-----|--|
| | | | <p>occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of Unknown Pointer” interrupt has occurred since the last read of this register.</p> |
| 4 | Detection of Pointer Decrement Interrupt Status | RUR | <p>Detection of Pointer Decrement Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of Pointer Decrement” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects a “Pointer Decrement” event.</p> <p>0 – Indicates that the “Detection of Pointer Decrement” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of Pointer Decrement” interrupt has occurred since the last read of this register.</p> |
| 3 | Detection of Pointer Increment Interrupt Status | RUR | <p>Detection of Pointer Increment Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of Pointer Increment” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects a “Pointer Increment” event.</p> <p>0 – Indicates that the “Detection of Pointer Increment” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of Pointer Increment” interrupt has occurred since the last read of this register.</p> |
| 2 | Detection of NDF Pointer Interrupt Status | RUR | <p>Detection of NDF Pointer Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of NDF Pointer” interrupt has occurred since the last read of this register. If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects an NDF Pointer event.</p> <p>0 – Indicates that the “Detection of NDF Pointer” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of NDF Pointer” interrupt has occurred since the last read of this register.</p> |
| 1 | Change of LOP-P Condition Interrupt Status | RUR | <p>Change of LOP-P Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in LOP-P Condition” interrupt has occurred since the last read of this register.</p> <p>If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares an “Loss of Pointer” condition. • When the Receive “STS-1 POH Processor” block clears the “Loss of Pointer” condition. <p>0 – Indicates that the “Change in LOP-P Condition” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in LOP-P Condition” interrupt has</p> |

| | | | |
|---|--|-----|---|
| | | | <p>occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current state of LOP-P by reading out the state of Bit 1 (LOP-P Defect Declared) within the “Receive STS-1 Path – SONET Receive POH Status – Byte 0” Register (Address Location=0xN187).</i></p> |
| 0 | Change of AIS-P Condition Interrupt Status | RUR | <p>Change of AIS-P Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of AIS-P Condition” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares an AIS-P condition. • When the Receive STS-1 POH Processor block clears the AIS-P condition. <p>0 – Indicates that the “Change of AIS-P Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change of AIS-P Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current state of AIS-P by reading out the state of Bit 0 (AIS-P Defect Declared) within the “Receive STS-1 Path – SONET Receive POH Status – Byte 0” Register (Address Location= 0xN187).</i></p> |

Table 359: Receive STS-1 Path – SONET Receive Path Interrupt Enable – Byte 2 (Address Location = 0xN18D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|---|--|--------|--|--|
| Unused | | | Detection of AIS Pointer Interrupt Enable | Detection of Pointer Change Interrupt Enable | Unused | Change in TIM-P Condition Interrupt Enable | Change in J1 Unstable Condition Interrupt Enable |
| R/O | R/O | R/O | R/W | R/W | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7-5 | Unused | R/O | |
| 4 | Detection of AIS Pointer Interrupt Enable | R/W | <p>Detection of AIS Pointer Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of AIS Pointer” interrupt.</p> <p>If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects an “AIS Pointer”, in the incoming STS-1 data stream.</p> <p><i>Note:</i> An “AIS Pointer” is defined as a condition in which both the H1 and H2 bytes (within the TOH) are each set to an “All Ones” Pattern.</p> <p>0 – Disables the “Detection of AIS Pointer” Interrupt. 1 – Enables the “Detection of AIS Pointer” Interrupt.</p> |
| 3 | Detection of Pointer Change Interrupt Enable | R/W | <p>Detection of Pointer Change Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of Pointer Change” interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it has accepted a new pointer value.</p> <p>0 – Disables the “Detection of Pointer Change” Interrupt. 1 - Enables the “Detection of Pointer Change” Interrupt.</p> |
| 2 | Unused | R/O | |
| 1 | Change in TIM-P Condition Interrupt Enable | R/W | <p>Change in TIM-P (Trace Identification Mismatch) Condition Interrupt:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in TIM-P Condition” interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • If the TIM-P condition is declared. • If the TIM-P condition is cleared. <p>0 – Disables the “Change in TIM-P Condition” Interrupt. 1 – Enables the “Change in TIM-P Condition” Interrupt.</p> |
| 0 | Change in J1 Unstable Condition Interrupt | R/W | <p>Change in “J1 (Trace Identification Message) Unstable Condition” Interrupt Status:</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|--|--------|--|
| | Enable | <p>Condition” Interrupt Status:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in J1 (Trace Identification) Message Unstable Condition” Interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares the “J1 Unstable” Condition. • When the Receive STS-1 POH Processor block clears the “J1 Unstable” Condition. <p>0 – Disables the “Change in J1 Message Unstable Condition” interrupt.</p> <p>1 – Enables the “Change in J1 Message Unstable Condition” interrupt.</p> |
|--|--------|--|

Table 360: Receive STS-1 Path – SONET Receive Path Interrupt Enable – Byte 1 (Address Location= 0xN18E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------------|---|---|--|------------------------------|---|---|----------------------------------|
| New J1 Message Interrupt Enable | Detection of REI-P Event Interrupt Enable | Change in UNEQ-P Condition Interrupt Enable | Change in PLM-P Condition Interrupt Enable | New C2 Byte Interrupt Enable | Change in C2 Byte Unstable Condition Interrupt Enable | Change in RDI-P Unstable Condition Interrupt Enable | New RDI-P Value Interrupt Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | New J1 Message Interrupt Enable | R/W | <p>New J1 (Trace Identification) Message Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “New J1 Message” Interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it has accepted (or validated) and new J1 (Trace Identification) Message.</p> <p>0 – Disables the “New J1 Message” Interrupt. 1 – Enables the “New J1 Message” Interrupt.</p> |
| 6 | Detection of REI-P Event Interrupt Enable | R/W | <p>Detection of REI-P Event Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of REI-P Event” Interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects an REI-P condition in the coming STS-1 data-stream.</p> <p>0 – Disables the “Detection of REI-P Event” Interrupt. 1 – Enables the “Detection of REI-P Event” Interrupt.</p> |
| 5 | Change in UNEQ-P Condition Interrupt Enable | R/W | <p>Change in UNEQ-P (Path – Unequipped) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in UNEQ-P Condition” interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares the UNEQ-P Condition. • When the Receive STS-1 POH Processor block clears the UNEQ-P Condition. <p>0 – Disables the “Change in UNEQ-P Condition” Interrupt. 1 – Enables the “Change in UNEQ-P Condition” Interrupt.</p> |
| 4 | Change in PLM-P Condition Interrupt Enable | R/W | <p>Change in PLM-P (Path – Payload Mismatch) Condition Interrupt Enable:</p> <p>This READ/WRITE bit permits the user to either enable or disable the “Change in PLM-P Condition” interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---|-----|--|
| | | | <p>block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares the “PLM-P” Condition. • When the Receive STS-1 POH Processor block clears the “PLM-P” Condition. <p>0 – Disables the “Change in PLM-P Condition” Interrupt. 1 – Enables the “Change in PLM-P Condition” Interrupt.</p> |
| 3 | New C2 Byte Interrupt Enable | R/W | <p>New C2 Byte Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “New C2 Byte” Interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it has accepted a new C2 byte.</p> <p>0 – Disables the “New C2 Byte” Interrupt. 1 – Enables the “New C2 Byte” Interrupt.</p> <p>Note: The user can obtain the value of this “New C2” byte by reading the contents of the “Receive STS-1 Path – Received Path Label Value” Register (Address Location= 0xN196).</p> |
| 2 | Change in C2 Byte Unstable Condition Interrupt Enable | R/W | <p>Change in C2 Byte Unstable Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in C2 Byte Unstable Condition” Interrupt.</p> <p>If this interrupt is enabled , then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares the “C2 Byte Unstable” condition. • When the Receive STS-1 POH Processor block clears the “C2 Byte Unstable” condition. <p>0 – Disables the “Change in C2 Byte Unstable Condition” Interrupt. 1 – Enables the “Change in C2 Byte Unstable Condition” Interrupt.</p> |
| 1 | Change in RDI-P Unstable Condition Interrupt Enable | R/W | <p>Change in RDI-P Unstable Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in RDI-P Unstable Condition” interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares an “RDI-P Unstable” condition. • When the Receive STS-1 POH Processor block clears the “RDI-P Unstable” condition. <p>0 – Disables the “Change in RDI-P Unstable Condition” Interrupt. 1 – Enables the “Change in RDI-P Unstable Condition” Interrupt.</p> |
| 0 | New RDI-P Value Interrupt Enable | R/W | <p>New RDI-P Value Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “New RDI-P Value” interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate this interrupt anytime it receives and “validates” a</p> |

XRT94L33

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|--|
| | | | new RDI-P value. 0 – Disables the “New RDI-P Value” Interrupt. 1 – Enable the “New RDI-P Value” Interrupt. |
|--|--|--|--|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 361: Receive STS-1 Path – SONET Receive Path Interrupt Enable – Byte 0 (Address Location= 0xN18F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|---|---|---|---|---|--|--|
| Detection of B3 Byte Error Interrupt Enable | Detection of New Pointer Interrupt Enable | Detection of Unknown Pointer Interrupt Enable | Detection of Pointer Decrement Interrupt Enable | Detection of Pointer Increment Interrupt Enable | Detection of NDF Pointer Interrupt Enable | Change of LOP-P Condition Interrupt Enable | Change of AIS-P Condition Interrupt Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 | Detection of B3 Byte Error Interrupt Enable | R/W | <p>Detection of B3 Byte Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of B3 Byte Error” Interrupt. If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects a B3-byte error in the incoming STS-1 data-stream.</p> <p>0 – Disables the “Detection of B3 Byte Error” interrupt. 1 – Enables the “Detection of B3 Byte Error” interrupt.</p> |
| 6 | Detection of New Pointer Interrupt Enable | R/W | <p>Detection of New Pointer Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of New Pointer” interrupt. If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects a new pointer value in the incoming STS-1 frame.</p> <p>Note: <i>Pointer Adjustments with NDF will not generate this interrupt.</i></p> <p>0 – Disables the “Detection of New Pointer” Interrupt. 1 – Enables the “Detection of New Pointer” Interrupt.</p> |
| 5 | Detection of Unknown Pointer Interrupt Enable | R/W | <p>Detection of Unknown Pointer Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of Unknown Pointer” interrupt. If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects a “Pointer Adjustment” that does not fit into any of the following categories.</p> <ul style="list-style-type: none"> • An Increment Pointer. • A Decrement Pointer • An NDF Pointer • AIS Pointer • New Pointer. <p>0 – Disables the “Detection of Unknown Pointer” Interrupt. 1 – Enables the “Detection of Unknown Pointer” Interrupt.</p> |
| 4 | Detection of Pointer Decrement Interrupt Enable | R/W | <p>Detection of Pointer Decrement Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the “Detection of Pointer Decrement” Interrupt. If the user enables this interrupt, then the Receive STS-1 TOH Processor block will generate an interrupt anytime it detects a “Pointer-Decrement” event.</p> <p>0 – Disables the “Detection of Pointer Decrement” Interrupt.</p> |

| | | | |
|---|---|-----|---|
| | | | 1 – Enables the “Detection of Pointer Decrement” Interrupt. |
| 3 | Detection of Pointer Increment Interrupt Enable | R/W | <p>Detection of Pointer Increment Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of Pointer Increment” Interrupt. If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects a “Pointer Increment” event.</p> <p>0 – Disables the “Detection of Pointer Increment” Interrupt.</p> <p>1 – Enables the “Detection of Pointer Increment” Interrupt.</p> |
| 2 | Detection of NDF Pointer Interrupt Enable | R/W | <p>Detection of NDF Pointer Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of NDF Pointer” Interrupt. If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects an NDF Pointer event.</p> <p>0 – Disables the “Detection of NDF Pointer” interrupt.</p> <p>1 – Enables the “Detection of NDF Pointer” interrupt.</p> |
| 1 | Change of LOP-P Condition Interrupt Enable | R/W | <p>Change of LOP-P Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in LOP (Loss of Pointer)” Condition interrupt. If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares a “Loss of Pointer” condition. • When the Receive STS-1 POH Processor block clears the “Loss of Pointer” condition. <p>0 – Disable the “Change of LOP” Interrupt.</p> <p>1 – Enables the “Change of LOP” Interrupt.</p> <p>Note: The user can determine the current state of “LOP” by reading out the contents of Bit 1 (LOP) within the “Receive STS-1 Path – SONET Receive POH Status – Byte 0” (Address Location= 0xN187).</p> |
| 0 | Change of AIS-P Interrupt Enable | R/W | <p>Change of AIS-P Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of AIS-P (Path AIS)” interrupt. If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares an “AIS-P” condition. • When the Receive STS-1 POH Processor block clears the “AIS-P” condition. <p>0 – Disables the “Change of AIS-P” Interrupt.</p> <p>1 – Enables the “Change of AIS-P” Interrupt.</p> <p>Note: The user can determine the current state of “AIS-P” by reading out the contents of Bit 0 (AIS-P Defect Declared) within the “Receive STS-1 Path – SONET Receive POH Status – Byte 0” (Address Location= 0xN187).</p> |

Table 362: Receive STS-1 Path – SONET Receive RDI-P Register (Address Location= 0xN193)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
|-------|-------|-------|-------|-------|-------|-------|-------|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | | | | | |
|--------|-------------------|-----|-----|----------------------|-----|-----|-----|
| Unused | RDI-P_ACCEPT[2:0] | | | RDI-P THRESHOLD[3:0] | | | |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------|------|---|
| 7 | Unused | R/O | |
| 6 - 4 | RDI-P_ACCEPT[2:0] | R/O | <p>Accepted RDI-P Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently “accepted” RDI-P (e.g., bits 5, 6 and 7 within the G1 byte) value.</p> <p>Note: A given RDI-P value will be “accepted” by the Receive STS-1 POH Processor block, if this RDI-P value has been consistently received in “RDI-P THRESHOLD[3:0]” number of STS-1 frames.</p> |
| 3 - 0 | RDI-P THRESHOLD[3:0] | R/W | <p>RDI-P Threshold:</p> <p>These READ/WRITE bit-fields permit the user to defined the “RDI-P Acceptance Threshold” for the Receive STS-1 POH Processor Block.</p> <p>The “RDI-P Acceptance Threshold” is the number of consecutive STS-1 frames, in which the Receive STS-1 POH Processor block must receive a given RDI-P value, before it “accepts” or “validates” it.</p> <p>The most recently “accepted” RDI-P value is written into the “RDI-P ACCEPT[2:0]” bit-fields, within this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 363: Receive STS-1 Path – Received Path Label Value (Address Location= 0xN196)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Received_C2_Byte_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | Received C2 Byte Value[7:0] | R/O | <p>Received “Filtered” C2 Byte Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently “accepted” C2 byte, via the Receive STS-1 POH Processor block.</p> <p>The Receive STS-1 POH Processor block will “accept” a C2 byte value (and load it into these bit-fields) if it has received a consistent C2 byte, in five (5) consecutive STS-1 frames.</p> <p>Note: <i>The Receive STS-1 POH Processor block uses this register, along the “Receive STS-1 Path – Expected Path Label Value” Register (Address Location = 0xN197), when declaring or clearing the UNEQ-P and PLM-P alarm conditions.</i></p> |

Table 364: Receive STS-1 Path – Expected Path Label Value (Address Location= 0xN197)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Expected_C2_Byte_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|---|
| 7 - 0 | Expected C2 Byte Value[7:0] | R/W | <p>Expected C2 Byte Value:</p> <p>These READ/WRITE bit-fields permits the user to specify the C2 (Path Label Byte) value, that the Receive STS-1 POH Processor block should expect when declaring or clearing the UNEQ-P and PLM-P alarm conditions.</p> <p>If the contents of the “Received C2 Byte Value[7:0]” (see “Receive STS-1 Path – Received Path Label Value” register) matches the contents in these register, then the Receive STS-1 POH will not declare any alarm conditions.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 365: Receive STS-1 Path – B3 Error Count Register – Byte 3 (Address Location= 0xN198)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B3_Error_Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7 - 0 | B3_Error_Count[31:24] | RUR | <p>B3 Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Path – B3 Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a B3 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B3 Error Type is configured to be “bit errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of bits, within the B3 value that are in error. 2. If the B3 Error Type is configured to be “frame errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of frames that contain erred B3 bytes. |

Table 366: Receive STS-1 Path – B3 Error Count Register – Byte 2 (Address Location= 0xN199)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B3_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7 - 0 | B3_Error_Count[23:16] | RUR | <p>B3 Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Path – B3 Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a B3 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B3 Error Type is configured to be “bit errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of bits, within the B3 value that are in error. 2. If the B3 Error Type is configured to be “frame errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of frames that contain erred B3 bytes. |

Table 367: Receive STS-1 Path – B3 Error Count Register – Byte 1 (Address Location= 0xN19A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------|-------|-------|-------|-------|-------|-------|-------|
| B3_Error_Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------|------|--|
| 7 - 0 | B3_Error_Count[15:8] | RUR | <p>B3 Error Count – (Bits 15 through 8):</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Path – B3 Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a B3 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B3 Error Type is configured to be “bit errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of bits, within the B3 value that are in error. 2. If the B3 Error Type is configured to be “frame errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of frames that contain erred B3 bytes. |

Table 368: Receive STS-1 Path – B3 Error Count Register – Byte 0 (Address Location= 0xN19B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|
| B3_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------|------|---|
| 7 - 0 | B3_Error_Count[7:0] | RUR | <p>B3 Error Count - LSB:</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Path – B3 Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a B3 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B3 Error Type is configured to be “bit errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of bits, within the B3 value that are in error. 2. If the B3 Error Type is configured to be “frame errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of frames that contain erred B3 bytes. |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 369: Receive STS-1 Path – REI-P Error Count Register – Byte 3 (Address Location= 0xN19C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_P_Error_Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|--|
| 7 - 0 | REI_P_Error_Count[31:24] | RUR | <p>REI-P Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Path – REI-P Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a Path - Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-P Error Type is configured to be “bit errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the nibble-value within the REI-P field of the incoming G1 byte. 2. If the REI-P Error Type is configured to be “frame errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-P values. |

Table 370: Receive STS-1 Path – REI_P Error Count Register – Byte 2 (Address Location= 0xN19D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_P_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|--|
| 7 - 0 | REI_P_Error_Count[23:16] | RUR | <p>REI-P Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Path – REI-P Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a Path – Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-P Error Type is configured to be “bit errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the nibble-value within the REI-P field of the incoming G1 byte. 2. If the REI-P Error Type is configured to be “frame errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-P values. |

Table 371: Receive STS-1 Path – REI_P Error Count Register – Byte 1 (Address Location= 0xN19E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_P_Error_Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 - 0 | REI_P_Error_Count[15:8] | RUR | <p>REI-P Error Count – (Bits 15 through 8)</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Path – REI-P Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a Path –Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-P Error Type is configured to be “bit errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the nibble-value within the REI-P field of the incoming G1 byte. 2. If the REI-P Error Type is configured to be “frame errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-P values. |

Table 372: Receive STS-1 Path – REI_P Error Count Register – Byte 0 (Address Location= 0xN19F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_P_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 0 | REI_P_Error_Count[7:0] | RUR | <p>REI-P Error Count – LSB:</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Path – REI-P Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a Path – Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-P Error Type is configured to be “bit errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the nibble-value within the REI-P field of the incoming G1 byte. 2. If the REI-P Error Type is configured to be “frame errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-P values. |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 373: Receive STS-1 Path – Receive J1 Control Register (Address Location= 0xN1A3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|---------------------------------------|------------------|--------------|---------------------|-------|
| Unused | | | Receive J1 Message Buffer Read Select | Accept Threshold | Message Type | Message Length[1:0] | |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | |
|------------|--|------|---|------------|-----------------------------------|----|--------|
| 7 – 5 | Unused | R/O | | | | | |
| 4 | Received J1 Message Buffer Read Select | R/W | <p>J1 Buffer Read Selection:</p> <p>This READ/WRITE bit-field permits a user to specify which of the following buffer segments to read.</p> <ul style="list-style-type: none"> a. Valid Message Buffer b. Expected Message Buffer <p>0 – Executing a READ to the Receive J1 Trace Buffer, will return contents within the “Valid Message” buffer.</p> <p>1 – Executing a READ to the Receive J1 Trace Buffer, will return contents within the “Expected Message Buffer”.</p> <p>Note: In the case of the Receive STS-1 POH Processor block, the “Receive J1 Trace Buffer” is located at Address Location 0xN500 through 0xN53F.</p> | | | | |
| 3 | Accept Threshold | R/W | <p>Message Accept Threshold:</p> <p>This READ/WRITE bit-field permits a user to select the number of consecutive times that the Receive STS-1 POH Processor block must receive a given J1 Trace Message, before it is accepted, as described below.</p> <p>0 – The Receive STS-1 POH Processor block accepts the J1 Message after it has received it the third time in succession.</p> <p>1 – The Receive SONET POH Processor block accepts the J1 Message after it has received in the fifth time in succession.</p> | | | | |
| 2 | Message Type | R/O | <p>Message Alignment Type:</p> <p>This READ/WRITE bit-field permits a user to specify have the Receive STS-1 POH Processor block will locate the boundary of the J1 Trace Message, as indicated below.</p> <p>0 – Message boundary is indicated by “Line Feed”.</p> <p>1 – Message boundary is indicated by the presence of a “1” in the MSB of a the first byte (within the J1 Trace Message).</p> | | | | |
| 1 – 0 | Message Length[1:0] | R/W | <p>J1 Message Length[1:0]:</p> <p>These READ/WRITE bit-fields permit the user to specify the length of the J1 Trace Message, that the Receive STS-1 POH Processor block will receive. The relationship between the content of these bit-fields and the corresponding J1 Trace Message Length is presented below.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>MSG LENGTH</th> <th>Resulting J1 Trace Message Length</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>1 Byte</td> </tr> </tbody> </table> | MSG LENGTH | Resulting J1 Trace Message Length | 00 | 1 Byte |
| MSG LENGTH | Resulting J1 Trace Message Length | | | | | | |
| 00 | 1 Byte | | | | | | |

XRT94L33

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | | | |
|--|--|--|-------|----------|--|
| | | | 01 | 16 Bytes | |
| | | | 10/11 | 64 Bytes | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 374: Receive STS-1 Path – Pointer Value – Byte 1 (Address Location= 0xN1A6)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-----------------------------------|-------|
| Unused | | | | | | Current_Pointer Value MSB[9:8] | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|--|
| 7 - 2 | Unused | R/O | |
| 1 – 0 | Current_Pointer_Value_MSB[7:0] | R/O | <p>Current Pointer Value – MSB:</p> <p>These READ-ONLY bit-fields, along with that from the “Receive STS-1 Path – Pointer Value – Byte 0” Register combine to reflect the current value of the pointer that the “Receive STS-1 POH Processor” block is using to locate the SPE within the incoming STS-1 data stream.</p> <p>Note: These register bits comprise the Upper Byte value of the Pointer Value.</p> |

Table 375: Receive STS-1 Path – Pointer Value – Byte 0 (Address Location= 0xN1A7)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Current_Pointer_Value_LSB[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|--|
| 7 – 0 | Current_Pointer_Value_LSB[7:0] | R/O | <p>Current Pointer Value – LSB:</p> <p>These READ-ONLY bit-fields, along with that from the “Receive STS-1 Path – Pointer Value – Byte 1” Register combine to reflect the current value of the pointer that the “Receive STS-1 POH Processor” block is using to locate the SPE within the incoming STS-1 data stream.</p> <p>Note: These register bits comprise the Lower Byte value of the Pointer Value.</p> |

Table 376: Receive STS-1 Path – AUTO AIS Control Register (Address Location= 0xN1BB)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|---|---|--|--|--|--|------------------------------------|
| Unused | Transmit AIS-P (Downstream) Upon C2 Byte Unstable | Transmit AIS-P (Downstream) Upon UNEQ-P | Transmit AIS-P (Downstream) Upon PLM-P | Transmit AIS-P (Downstream) Upon J1 Message Unstable | Transmit AIS-P (Downstream) upon TIM-P | Transmit AIS-P (Downstream) upon LOP-P | Transmit AIS-P (Downstream) Enable |
| R/O | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | Unused | R/O | |
| 6 | Transmit AIS-P (Downstream) upon C2 Byte Unstable | R/W | <p>Transmit Path AIS upon Detection of Unstable C2 Byte:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 POH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Transmit SONET POH Processor blocks), anytime it detects an Unstable C2 Byte condition in the “incoming” STS-1 data-stream.</p> <p>0 – Does not configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable C2 Byte” condition.</p> <p>1 – Configures the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable C2 Byte” condition.</p> <p>Note: The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</p> |
| 5 | Transmit AIS-P (Downstream) upon UNEQ-P | R/W | <p>Transmit Path AIS upon Detection of Path-Unequipped Defect (UNEQ-P):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 POH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Transmit SONET POH Processor blocks), anytime it declares an UNEQ-P condition.</p> <p>0 – Does not configure the Receive STS-1 POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the UNEQ-P defect.</p> <p>1 – Configures the Receive STS-1 POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the UNEQ-P defect.</p> <p>Note: The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</p> |
| 4 | Transmit AIS-P (Downstream) upon PLM-P | R/W | <p>Transmit Path AIS upon Detection of Path-Payload Label Mismatch Defect (PLM-P):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 POH Processor block to automatically transmit a Path AIS</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--|-----|---|
| | | | <p>(AIS-P) Indicator via the “downstream” traffic (e.g., towards the Transmit SONET POH Processor blocks), anytime it declares an PLM-P condition.</p> <p>0 – Does not configure the Receive STS-1 POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the PLM-P defect.</p> <p>1 – Configures the Receive STS-1 POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the PLM-P defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 3 | Transmit AIS-P (Downstream) upon J1 Message Unstable | R/W | <p>Transmit Path AIS upon Detection of Unstable 1 Message:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 POH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Transmit SONET POH Processor blocks), anytime it detects an Unstable J1 Message condition in the “incoming” STS-1 data-stream.</p> <p>0 – Does not configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable J1 Message” condition.</p> <p>1 – Configures the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable J1 Message” condition.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 2 | Transmit AIS-P (Downstream) upon TIM-P | R/W | <p>Transmit Path AIS upon Detection of Path-Trace Identification Message Mismatch Defect (TIM-P):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 POH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Transmit SONET POH Processor blocks), anytime it declares a TIM-P condition.</p> <p>0 – Does not configure the Receive STS-1 POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the TIM-P defect.</p> <p>1 – Configures the Receive STS-1 POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the TIM-P defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 1 | Transmit AIS-P (Downstream) upon LOP-P | R/W | <p>Transmit Path AIS upon Detection of Loss of Pointer (LOP-P):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 POH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Transmit SONET POH Processor blocks), anytime it declares an LOP-P condition.</p> <p>0 – Does not configure the Receive STS-1 POH Processor block to</p> |

| | | | |
|---|------------------------------------|-----|--|
| | | | <p>transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the LOP-P defect.</p> <p>1 – Configures the Receive STS-1 POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the LOP-P defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 0 | Transmit AIS-P (Downstream) Enable | R/W | <p>Automatic Transmission of AIS-P Enable:</p> <p>This READ/WRITE bit-field serves two purposes.</p> <p>It permits the user to configure the Receive STS-1 POH Processor block to automatically transmit the Path AIS indicator, via the downstream traffic (e.g., towards the Transmit SONET POH Processor blocks), upon detection of an UNEQ-P, PLM-P, LOP-P or LOS conditions.</p> <p>It also permits the user to configure the Receive STS-1 POH Processor block to automatically transmit a Path (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Transmit SONET POH Processor blocks) anytime it detects an AIS-P condition in the “incoming” STS-1 data-stream.</p> <p>0 – Configures the Receive STS-1 POH Processor block to NOT automatically transmit the AIS-P indicator (via the “downstream” traffic) upon detection of any of the “above-mentioned” conditions.</p> <p>1 – Configures the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) upon detection of any of the “above-mentioned” condition.</p> <p>Note: <i>The user must also set the corresponding bit-fields (within this register) to “1” in order to configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator upon detection of a given alarm/defect condition.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 377: Receive STS-1 Path – SONET Receive Auto Alarm Register – Byte 0 (Address Location= 0xN1C3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|---|---|---|--|---|---|--|
| Unused | Transmit AIS-P (via Downstream STS-1s) upon LOP-P | Transmit AIS-P (via Downstream STS-1s) upon PLM-P | Transmit AIS-P (via Downstream STS-1s) upon LCD-P | Transmit AIS-P (via Downstream STS-1s) upon UNEQ-P | Transmit AIS-P (via Downstream STS-1s) upon TIM-P | Transmit AIS-P (via Downstream STS-1s) upon AIS-P | Transmit DS3 AIS (via Downstream DS3) upon PDI-P |
| R/O | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 | Unused | R/O | |
| 6 | Transmit AIS-P (via Downstream STS-1s) upon LOP-P | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon LOP-P</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (within the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the LOP-P defect.</p> <p>0 – Does not configure the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the LOP-P defect.</p> <p>1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the LOP-P defect.</p> |
| 5 | Transmit AIS-P (via Downstream STS-1s) upon PLM-P | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon PLM-P:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (within the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal, anytime the Receive STS-1 POH Processor block declares the PLM-P defect.</p> <p>0 – Does not configure the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the PLM-P defect.</p> <p>1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the PLM-P defect.</p> |
| 4 | Transmit AIS-P (via Downstream STS-1s) upon LCD-P | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon LCD-P:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-1 POH Processor block (within the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal, anytime the Receive SONET POH</p> |

| | | | |
|---|--|-----|---|
| | | | <p>Processor block declares the LCD-P defect.</p> <p>0 – Does not configure the corresponding Transmit STS-1 POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive SONET POH Processor block declares the LCD-P defect.</p> <p>1 – Configures the corresponding Transmit STS-1 POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive SONET POH Processor block declares the LCD-P defect.</p> |
| 3 | Transmit AIS-P (via Downstream STS-1s) upon UNEQ-P | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon UNEQ-P:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (within the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal, (within the outbound STS-3 signal) anytime the Receive STS-1 POH Processor block declares the UNEQ-P defect.</p> <p>0 – Does not configure the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the UNEQ-P defect.</p> <p>1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the UNEQ-P defect.</p> |
| 2 | Transmit AIS-P (via Downstream STS-1s) upon TIM-P | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon TIM-P:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (within the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the TIM-P defect.</p> <p>0 – Does not configure the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the TIM-P defect.</p> <p>1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the TIM-P defect.</p> |
| 1 | Transmit AIS-P (via Downstream STS-1s) upon AIS-P | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon AIS-P:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (within the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the AIS-P defect.</p> <p>0 – Does not configure the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the AIS-P defect.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--------|-----|---|
| | | | 1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal A(within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the AIS-P defect. |
| 0 | Unused | R/O | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 378: Receive STS-1 Path – Receive J1 Byte Capture Register (Address Location= 0xN1D3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| J1_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | J1_Byte_Captured_Value[7:0] | R/O | <p>J1 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the J1 byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new J1 byte value.</p> |

Table 379: Receive STS-1 Path – Receive B3 Byte Capture Register (Address Location= 0xN1D7)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| B3_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | B3_Byte_Captured_Value[7:0] | R/O | <p>B3 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the B3 byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new B3 byte value.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 380: Receive STS-1 Path – Receive C2 Byte Capture Register (Address Location= 0xN1DB)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| C2_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | C2_Byte_Captured_Value[7:0] | R/O | <p>C2 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the C2 byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new C2 byte value.</p> |

Table 381: Receive STS-1 Path – Receive G1 Byte Capture Register (Address Location= 0xN1DF)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| G1_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | G1_Byte_Captured_Value[7:0] | R/O | <p>G1 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the G1 byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new G1 byte value.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 382: Receive STS-1 Path – Receive F2 Byte Capture Register (Address Location=0xN1E3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| F2_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | F2_Byte_Captured_Value[7:0] | R/O | <p>F2 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the F2 byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new F2 byte value.</p> |

Table 383: Receive STS-1 Path – Receive H4 Byte Capture Register (Address Location= 0xN1E7)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| H4_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | H4_Byte_Captured_Value[7:0] | R/O | <p>H4 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the H4 byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new H4 byte value.</p> |

Table 384: Receive STS-1 Path – Receive Z3 Byte Capture Register (Address Location= 0xN1EB)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Z3_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | Z3_Byte_Captured_Value[7:0] | R/O | <p>Z3 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the Z3 byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new Z3 byte value.</p> |

Table 385: Receive STS-1 Path – Receive Z4 (K3) Byte Capture Register (Address Location= 0xN1EF)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Z4(K3)_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------|------|---|
| 7 – 0 | Z4(K3)_Byte_Captured_Value[7:0] | R/O | <p>Z4 (K3) Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the Z4 (K3) byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new Z4 (K3) byte value.</p> |

Table 386: Receive STS-1 Path – Receive Z5 Byte Capture Register (Address Location= 0xN1F3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Z5_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | Z5_Byte_Captured_Value[7:0] | R/O | <p>Z5 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the Z5 byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new Z5 byte value.</p> |


1.10 TRANSMIT ATM CELL PROCESSOR BLOCK

The register map for the Transmit ATM Cell Processor Block is presented in the Table below. Additionally, a detailed description of each of the “Transmit ATM Cell Processor” block registers is presented below.

In order to provide some orientation for the reader, an illustration of the Functional Block Diagram for the XRT94L33 device, with the “Transmit ATM Cell Processor Blocks “highlighted” is presented below in

Figure 9.

Figure 11: Illustration of the Functional Block Diagram of the XRT94L33 device, with the Transmit ATM Cell Processor Block “High-lighted”.



1.10.1 TRANSMIT ATM CELL PROCESSOR BLOCK REGISTER

Table 387: Transmit ATM Cell Processor Block Register Address Map

| TRANSMIT ATM CELL PROCESSOR/ PPP PROCESSOR BLOCK REGISTERS | | |
|---|--|------|
| Note: <i>N</i> represents the “Channel Number” and ranges in value from 0x02 to 0x04 | | |
| 0xNF00 | Transmit ATM Cell Processor Control Register – Byte 3 | 0x00 |
| 0xNF01 | Transmit ATM Cell Processor Control Register – Byte 2 | 0x00 |
| 0xNF02 | Transmit ATM Cell Processor Control Register – Byte 1 | 0x00 |
| 0xNF03 | Transmit ATM Cell/PPP Processor Control Register – Byte 0 | 0x00 |
| 0xNF04 | Transmit ATM Status Register | 0x00 |
| 0xNF05 – 0xNF0A | Reserved | 0x00 |
| 0xNF0B | Transmit ATM Cell/PPP Processor Interrupt Status Register | 0x00 |
| 0xNF0C – 0xNF0E | Reserved | 0x00 |
| 0xNF0F | Transmit ATM Cell/PPP Processor Interrupt Enable Register | 0x00 |
| 0xNF10 – 0xNF12 | Reserved | 0x00 |
| 0xNF13 | Transmit ATM Cell Insertion/Extraction Memory Control Register | 0x00 |
| 0xNF14 | Transmit ATM Cell Insertion/Extraction Memory – Byte 3 | 0x00 |
| 0xNF15 | Transmit ATM Cell Insertion/Extraction Memory – Byte 2 | 0x00 |
| 0xNF16 | Transmit ATM Cell Insertion/Extraction Memory – Byte 1 | 0x00 |
| 0xNF17 | Transmit ATM Cell Insertion/Extraction Memory – Byte 0 | 0x00 |
| 0xNF18 | Transmit ATM Cell – Idle Cell Header Byte # 1 Register | 0x00 |
| 0xNF19 | Transmit ATM Cell – Idle Cell Header Byte # 2 Register | 0x00 |
| 0xNF1A | Transmit ATM Cell – Idle Cell Header Byte # 3 Register | 0x00 |
| 0xNF1B | Transmit ATM Cell – Idle Cell Header Byte # 4 Register | 0x00 |
| 0xNF1C – 0xNF1E | Reserved | 0x00 |
| 0xNF1F | Transmit ATM Cell – Idle Cell Payload Byte Register | 0x00 |
| 0xNF20 | Transmit ATM Cell – Test Cell Header Byte # 1 Register | 0x00 |
| 0xNF21 | Transmit ATM Cell – Test Cell Header Byte # 2 Register | 0x00 |
| 0xNF22 | Transmit ATM Cell – Test Cell Header Byte # 3 Register | 0x00 |
| 0xNF23 | Transmit ATM Cell – Test Cell Header Byte # 4 Register | 0x00 |
| 0xNF24 – 0xNF27 | Reserved | 0x00 |
| 0xNF28 | Transmit ATM Cell – Cell Count Register – Byte 3 | 0x00 |

| | | |
|--------------------|---|------|
| 0xNF29 | Transmit ATM Cell – Cell Count Register – Byte 2 | 0x00 |
| 0xNF2A | Transmit ATM Cell – Cell Count Register – Byte 1 | 0x00 |
| 0xNF2B | Transmit ATM Cell – Cell Count Register – Byte 0 | 0x00 |
| 0xNF2C | Transmit ATM Cell – Discard Cell Count Register – Byte 3 | 0x00 |
| 0xNF2D | Transmit ATM Cell – Discard Cell Count Register – Byte 2 | 0x00 |
| 0xNF2E | Transmit ATM Cell – Discard Cell Count Register – Byte 1 | 0x00 |
| 0xNF2F | Transmit ATM Cell – Discard Cell Count Register – Byte 0 | 0x00 |
| 0xNF30 | Transmit ATM Cell – HEC Byte Error Count Register – Byte 3 | 0x00 |
| 0xNF31 | Transmit ATM Cell – HEC Byte Error Count Register – Byte 2 | 0x00 |
| 0xNF32 | Transmit ATM Cell – HEC Byte Error Count Register – Byte 1 | 0x00 |
| 0xNF33 | Transmit ATM Cell – HEC Byte Error Count Register – Byte 0 | 0x00 |
| 0xNF34 | Transmit ATM Cell – Parity Error Count Register – Byte 3 | 0x00 |
| 0xNF35 | Transmit ATM Cell – Parity Error Count Register – Byte 2 | 0x00 |
| 0xNF36 | Transmit ATM Cell – Parity Error Count Register – Byte 1 | 0x00 |
| 0xNF37 | Transmit ATM Cell – Parity Error Count Register – Byte 0 | 0x00 |
| 0xNF38 – 0xNF42 | Reserved | 0x00 |
| 0xNF43 | Transmit ATM Controller – Transmit ATM Filter # 0 Control Register | 0x00 |
| 0xNF44 | Transmit ATM Controller – Transmit ATM Filter # 0 Pattern – Header Byte 1 | 0x00 |
| 0xNF45 | Transmit ATM Controller – Transmit ATM Filter # 0 Pattern – Header Byte 2 | 0x00 |
| 0xNF46 | Transmit ATM Controller – Transmit ATM Filter # 0 Pattern – Header Byte 3 | 0x00 |
| 0xNF47 | Transmit ATM Controller – Transmit ATM Filter # 0 Pattern – Header Byte 4 | 0x00 |
| 0xNF48 | Transmit ATM Controller – Transmit ATM Filter # 0 Check – Header Byte 1 | 0x00 |
| 0xNF49 | Transmit ATM Controller – Transmit ATM Filter # 0 Check – Header Byte 2 | 0x00 |
| 0xNF4A | Transmit ATM Controller – Transmit ATM Filter # 0 Check – Header Byte 3 | 0x00 |
| 0xNF4B | Transmit ATM Controller – Transmit ATM Filter # 0 Check – Header Byte 4 | 0x00 |
| 0xNF4C | Transmit ATM Cell – Cell Count Register – Byte 3 | 0x00 |
| 0xNF4D | Transmit ATM Cell – Cell Count Register – Byte 2 | 0x00 |
| 0xNF4E | Transmit ATM Cell – Cell Count Register – Byte 1 | 0x00 |
| 0xNF4F | Transmit ATM Cell – Cell Count Register – Byte 0 | 0x00 |
| 0xNF50 – 0xNF52 | Reserved | 0x00 |
| 0xNF53 | Transmit ATM Controller – Transmit ATM Filter # 1 Control Register | 0x00 |
| 0xNF54 | Transmit ATM Controller – Transmit ATM Filter # 1 Pattern – Header Byte 1 | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|--------------------|---|------|
| 0xNF55 | Transmit ATM Controller – Transmit ATM Filter # 1 Pattern – Header Byte 2 | 0x00 |
| 0xNF56 | Transmit ATM Controller – Transmit ATM Filter # 1 Pattern – Header Byte 3 | 0x00 |
| 0xNF57 | Transmit ATM Controller – Transmit ATM Filter # 1 Pattern – Header Byte 4 | 0x00 |
| 0xNF58 | Transmit ATM Controller – Transmit ATM Filter # 1 Check – Header Byte 1 | 0x00 |
| 0xNF59 | Transmit ATM Controller – Transmit ATM Filter # 1 Check – Header Byte 2 | 0x00 |
| 0xNF5A | Transmit ATM Controller – Transmit ATM Filter # 1 Check – Header Byte 3 | 0x00 |
| 0xNF5B | Transmit ATM Controller – Transmit ATM Filter # 1 Check – Header Byte 4 | 0x00 |
| 0xNF5C | Transmit ATM Cell – Cell Count Register - Byte 3 | 0x00 |
| 0xNF5D | Transmit ATM Cell – Cell Count Register – Byte 2 | 0x00 |
| 0xNF5E | Transmit ATM Cell – Cell Count Register – Byte 1 | 0x00 |
| 0xNF5F | Transmit ATM Cell – Cell Count Register – Byte 0 | 0x00 |
| 0xNF60 – 0xNF62 | Reserved | 0x00 |
| 0xNF63 | Transmit ATM Controller – Transmit ATM Filter # 2 Control Register | 0x00 |
| 0xNF64 | Transmit ATM Controller – Transmit ATM Filter # 2 Pattern – Header Byte 1 | 0x00 |
| 0xNF65 | Transmit ATM Controller – Transmit ATM Filter # 2 Pattern – Header Byte 2 | 0x00 |
| 0xNF66 | Transmit ATM Controller – Transmit ATM Filter # 2 Pattern – Header Byte 3 | 0x00 |
| 0xNF67 | Transmit ATM Controller – Transmit ATM Filter # 2 Pattern – Header Byte 4 | 0x00 |
| 0xNF68 | Transmit ATM Controller – Transmit ATM Filter # 2 Check – Header Byte 1 | 0x00 |
| 0xNF69 | Transmit ATM Controller – Transmit ATM Filter # 2 Check – Header Byte 2 | 0x00 |
| 0xNF6A | Transmit ATM Controller – Transmit ATM Filter # 2 Check – Header Byte 3 | 0x00 |
| 0xNF6B | Transmit ATM Controller – Transmit ATM Filter # 3 Check – Header Byte 4 | 0x00 |
| 0xNF6C | Transmit ATM Cell – Cell Count Register – Byte 3 | 0x00 |
| 0xNF6D | Transmit ATM Cell – Cell Count Register – Byte 2 | 0x00 |
| 0xNF6E | Transmit ATM Cell – Cell Count Register – Byte 1 | 0x00 |
| 0xNF6F | Transmit ATM Cell – Cell Count Register – Byte 0 | 0x00 |
| 0xNF70 – 0xNF72 | Reserved | 0x00 |
| 0xNF73 | Transmit ATM Controller – Transmit ATM Filter # 3 Control Register | 0x00 |
| 0xNF74 | Transmit ATM Controller – Transmit ATM Filter # 3 Pattern – Header Byte 1 | 0x00 |
| 0xNF75 | Transmit ATM Controller – Transmit ATM Filter # 3 Pattern – Header Byte 2 | 0x00 |
| 0xNF76 | Transmit ATM Controller – Transmit ATM Filter # 3 Pattern – Header Byte 3 | 0x00 |
| 0xNF77 | Transmit ATM Controller – Transmit ATM Filter # 3 Pattern – Header Byte 4 | 0x00 |
| 0xNF78 | Transmit ATM Controller – Transmit ATM Filter # 3 Check – Header Byte 1 | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|--------------------|---|------|
| 0xNF79 | Transmit ATM Controller – Transmit ATM Filter # 3 Check – Header Byte 2 | 0x00 |
| 0xNF7A | Transmit ATM Controller – Transmit ATM Filter # 3 Check – Header Byte 3 | 0x00 |
| 0xNF7B | Transmit ATM Controller – Transmit ATM Filter # 3 Check – Header Byte 4 | 0x00 |
| 0xNF7C | Transmit ATM Cell – Cell Count Register – Byte 3 | 0x00 |
| 0xNF7D | Transmit ATM Cell – Cell Count Register – Byte 2 | 0x00 |
| 0xNF7E | Transmit ATM Cell – Cell Count Register – Byte 1 | 0x00 |
| 0xNF7F | Transmit ATM Cell – Cell Count Register – Byte 0 | 0x00 |
| 0xNF80 – 0xN102 | Reserved | 0x00 |

1.10.2 TRANSMIT ATM CELL PROCESSOR BLOCK REGISTER DESCRIPTION

Table 388: Transmit ATM Cell Processor Block – Transmit ATM Control Register – Byte 3 (Address = 0xNF00)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|-------|
| Unused | | | | | | | |
| | | | | | | | |
| | | | | | | | |

Table 389: Transmit ATM Cell Processor Block – Transmit ATM Control Register – Byte 2 (Address = 0xNF01)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|------------------------------------|
| Unused | | | | | | | Transmit ATM Cell Processor Enable |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------------|------|---|
| 7 - 1 | Unused | R/O | |
| 0 | Transmit ATM Cell Processor Enable | R/W | <p>Transmit ATM Cell Processor Block Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the Transmit ATM Cell Processor block. If the user wishes to operate a given Channel in the ATM Mode, then he/she must enable the Transmit ATM Cell Processor Block.</p> <p>0 – Disables the Transmit ATM Cell Processor Block</p> <p>1 – Enables the Transmit ATM Cell Processor Block</p> <p>Note: The user must set this bit-field to “1” before he/she begins to write ATM cell data into the Transmit UTOPIA Interface block.</p> |

Table 390: Transmit ATM Cell Processor Block – Transmit ATM Control Register – Byte 1 (Address = 0xNF02)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|---------------|------------------------------|------------------------------|------------------------------|------------------------------|---------------------------|----------------------------|
| Test Cell Transmit Mode Enable | ONE SHOT MODE | GFC Insertion Enable - Bit 3 | GFC Insertion Enable – Bit 2 | GFC Insertion Enable – Bit 1 | GFC Insertion Enable – Bit 0 | COSET Polynomial Addition | Regenerate HEC Byte Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|---|
| 7 | Test Cell Transmit Mode Enable | R/W | <p>Test Cell Transmit Mode Enable:</p> <p>This READ/WRITE bit-field permits the user to enable the Test Cell Transmitter (within the Transmit ATM Cell Processor Block). The user must implement this configuration option in order to perform diagnostic operations with Test Cells.</p> <p>0 – Disables the Test Cell Transmitter. 1 – Enables the Test Cell Transmitter.</p> <p>Notes: For normal operation, the user should set this bit-field to “1”.</p> |
| 6 | One Shot Mode | R/W | <p>One Shot Mode:</p> <p>If the user has enabled the Test Cell Transmitter, then this READ/WRITE bit-field permits the user to either configure the Test Cell Transmitter into the “One-Shot” or in the “Continuous” Mode.</p> <p>If the user configures the Test Cell Transmitter into the “One-Shot” Mode, then (whenever the user implements a “0 to 1” transition within Bit 7 [Test Cell Transmit Mode Enable] of this register) then the Test Cell Transmitter will generate and transmit 1024 test cells. Afterwards, the Test Cell Transmitter will halt its transmission of Test Cells until the user implements another “0 to 1 transition” within Bit 7 (Test Cell Transmit Mode Enable) within this register.</p> <p>If the user configures the Test Cell Transmitter into the “Continuous” Mode, then the Test Cell Transmitter will continuously generate and transmit test cells for the duration that Bit 7 (Test Cell Transmit Mode Enable) is set to “1”.</p> <p>0 – Configures the Test Cell Transmitter to operate in the “Continuous” Mode. 1 – Configures the “Test Cell Transmitter” to operate in the “One-Shot” Mode.</p> |
| 5 | GFC Insertion Enable – Bit 3 | R/W | |
| 4 | GFC Insertion Enable – Bit 2 | R/W | |
| 3 | GFC Insertion Enable – Bit 1 | R/W | |
| 2 | GFC Insertion Enable – Bit 0 | R/W | |
| 1 | COSET Polynomial Addition | R/W | <p>COSET Polynomial Addition:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit ATM Cell Processor block to modulo-add the COSET Polynomial (e.g., $x^6 + x^4 + x^2 + 1$) to the HEC byte value, within each “outbound”</p> |

| | | | |
|---|----------------------------|-----|--|
| | | | <p>ATM cell.</p> <p>0 – Configures the Transmit ATM Cell Processor block to NOT modulo-add the COSET Polynomial to the HEC byte within each outbound ATM cell.</p> <p>1 – Configures the Transmit ATM Cell Processor block to modulo-add the COSET Polynomial to the HEC byte within each outbound ATM cell.</p> |
| 0 | Regenerate HEC Byte Enable | R/W | <p>Regenerate HEC Byte Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit ATM Cell Processor block to automatically re-compute and insert a new HEC byte into each ATM cell (that it receives from the Transmit UTOPIA Interface block) that contains an uncorrectable HEC byte.</p> <p>0 – Does not configure the Transmit ATM Cell Processor block to compute and insert a new HEC byte into ATM cells that contains an “uncorrectable” HEC Byte error.</p> <p>1 – Configures the Transmit ATM Cell Processor block to compute and insert a new HEC byte into ATM cells that contains an “uncorrectable” HEC Byte error.</p> |

Table 391: Transmit ATM Cell Processor Block – Transmit ATM Control – Byte 0 (Address = 0xNF03)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------|-----------------------|-------------------------------------|--|------------------------------|----------|-------|------------------|
| HEC Byte Invert | HEC Byte Check Enable | Transmit UTOPIA Parity Check Enable | Transmit UTOPIA Parity Error – Discard | Transmit UTOPIA – ODD Parity | Reserved | | Scrambler Enable |
| R/W | R/W | R/W | R/W | R/W | R/O | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 | HEC Byte Invert | R/W | HEC Byte Invert: |
| 6 | HEC Byte Check Enable | R/W | <p>HEC Byte Check Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit ATM Cell Processor block to perform HEC byte checking of all ATM cells that it receives via the Transmit UTOPIA Interface block.</p> <p>0 – Configures the Transmit ATM Cell Processor block to NOT perform HEC byte checking on all ATM cells that it receives via the Transmit UTOPIA Interface block.</p> <p>1 – Configures the Transmit ATM Cell Processor block to perform HEC byte checking on all ATM cells that it receives via the Transmit UTOPIA Interface block.</p> |
| 5 | Transmit UTOPIA Parity Check Enable | R/W | <p>Transmit UTOPIA Parity Check Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable “Transmit UTOPIA Interface” Parity checking.</p> <p>If the user enables “Transmit UTOPIA Interface” Parity Checking, then the Transmit ATM Cell Processor block will compute either the EVEN or ODD parity value (depending upon the setting of Bit 3 within this register) of each byte or 16-bit word that is input via the Transmit UTOPIA Data Bus input pins: (TxUData[15:0]). Afterwards, the Transmit ATM Cell Processor block will compare this “locally computed” parity value with that which the ATM Layer Processor has provided to the “TxUPrty” input pin. If the Transmit ATM Cell Processor detects any discrepancies between these two parity values (e.g., any parity errors) then it will take action based upon the user’s settings for Bit 4 (Transmit UTOPIA Parity Error – Discard).</p> <p>0 – Disables “Transmit UTOPIA Interface” Parity Checking.</p> <p>1 – Enables “Transmit UTOPIA Interface” Parity Checking.</p> |
| 4 | Transmit UTOPIA Parity Error - Discard | R/W | <p>Transmit UTOPIA Parity Error – Discard Cell:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit ATM Cell Processor block to either discard or retain (for further processing) any ATM cell that contains a “Transmit UTOPIA Interface” parity error.</p> <p>0 – Configures the Transmit ATM Cell Processor block to retain (for further processing) all cells that contain “Transmit UTOPIA Interface” parity errors.</p> <p>1 – Configures the Transmit ATM Cell Processor block to discard all cells that contain “Transmit UTOPIA Interface” parity errors.</p> |

| | | | |
|-------|------------------------------|-----|---|
| | | | Notes: <i>This bit-field is only valid if “Transmit UTOPIA Interface” Parity Checking has been enabled.</i> |
| 3 | Transmit UTOPIA – Odd Parity | R/W | <p>Transmit UTOPIA Parity Value – ODD Parity:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit ATM Cell Processor block to compute either the EVEN or ODD parity value for each byte or 16-bit word within each cell that it processes. Each of these parity values will ultimately be compared with the value that is input via the “TxUPrty” input pin (on the Transmit UTOPIA Interface block) coincident to when ATM cell data is being applied to the “TxUData[15:0]” input pins.</p> <p>0 – Configures the Transmit ATM Cell Processor block to compute and verify the EVEN Parity value of each byte (or 16-bit word) of ATM cell data that it processes.</p> <p>1 – Configures the Transmit ATM Cell Processor block to compute and verify the ODD Parity value of each byte (or 16-bit word) of ATM cell data that it processes.</p> <p>Notes: <i>This bit-field is only value if “Transmit UTOPIA Interface” Parity Checking has been enabled.</i></p> |
| 2 - 1 | Reserved | R/O | |
| 0 | Scrambler Enable | | <p>Cell Payload Scrambler Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Cell Payload Scrambler”. If the user enables the “Cell Payload Scrambler” then the Transmit ATM Cell Processor will payload self-synchronous scrambling on all cell payloads bytes (within each outbound ATM cell) with the $x^{43}+1$ polynomial.</p> <p>0 – Disables the Cell Payload Scrambler</p> <p>1 – Enables the Cell Payload Scrambler</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 392: Transmit ATM Cell Processor Block – Transmit ATM Status Register (Address = 0xNF04)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|---------------|
| Unused | | | | | | | One Shot DONE |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------|------|---|
| 7 - 1 | Unused | R/O | |
| 0 | One Shot DONE | R/O | <p>One Shot DONE:</p> <p>This READ-ONLY bit-field indicates whether or not the Test Cell Transmitter has completed its transmission of 1024 test cells, following the instant that the user has commanded the Test Cell to transmit this burst of 1024 cells.</p> <p>0 – Indicates that the Test Cell Transmitter has NOT completed its transmission of 1024 test cells.</p> <p>1 – Indicates that the Test Cell Transmitter has completed its transmission of 1024 test cells since the last “Transmit Test Cell – One Shot” command.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. This bit-field is only valid if (1) the Test Cell Transmitter is active and (2) if the Test Cell Transmitter has been configured to operate in the “One-Shot” Mode. 2. Once this bit-field has been set to “1”, it will remain at “1” until the user executes another “Transmit Test Cell – One Shot” command. |

Table 393: Transmit ATM Cell Processor Block – Transmit ATM Interrupt Status Register (Address = 0xNF0B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|---|--|---|--|--|--|
| Unused | | Transmit Cell Extraction Interrupt Status | Transmit Cell Insertion Interrupt Status | Transmit Cell Extraction Memory Overflow Interrupt Status | Transmit Cell Insertion Memory Overflow Interrupt Status | Detection of HEC Byte Error Interrupt Status | Detection of Transmit UTOPIA Parity Error Interrupt Status |
| R/O | R/O | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 6 | Unused | R/O | |
| 5 | Transmit Cell Extraction Interrupt Status | RUR | <p>Transmit Cell Extraction Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Transmit Cell Extraction” interrupt has occurred since the last read of this register.</p> <p>The Transmit ATM Cell Processor block will generate the “Transmit Cell Extraction” Interrupt anytime it receives an incoming ATM cell (from the Tx FIFO) and loads an ATM cell into the “Extraction Memory” Buffer.</p> <p>0 – Indicates that the “Transmit Cell Extraction” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Transmit Cell Extraction” Interrupt has occurred since the last read of this register.</p> |
| 4 | Transmit Cell Insertion Interrupt Status | RUR | <p>Transmit Cell Insertion Interrupt</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Transmit Cell Insertion” interrupt has occurred since the last read of this register.</p> <p>The Transmit ATM Cell Processor block will generate the “Transmit Cell Insertion” Interrupt anytime a cell (residing in the Transmit Cell Insertion Buffer) is read out of the “Transmit Cell Insertion Buffer” and is loaded into the outbound ATM cell traffic.</p> <p>0 – Indicates that the “Transmit Cell Insertion” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Transmit Cell Insertion” Interrupt has occurred since the last read of this register.</p> |
| 3 | Transmit Cell Extraction Memory Overflow Interrupt Status | RUR | <p>Transmit Cell Extraction Memory Overflow Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Transmit Cell Extraction Memory Overflow” Interrupt has occurred since the last read of this register.</p> <p>The Transmit ATM Cell Processor block will generate this interrupt anytime an overflow event has occurred in the “Transmit Cell Extraction Memory” Buffer.</p> <p>0 – Indicates that the Transmit ATM Cell Processor block has NOT declared the “Transmit Cell Extraction Memory Overflow” Interrupt since the last read of this register.</p> <p>1 – Indicates that the Transmit ATM Cell Processor block has declared the “Transmit Cell Extraction Memory Overflow” interrupt since the last</p> |

| | | | |
|---|--|-----|---|
| | | | read of this register. |
| 2 | Transmit Cell Insertion Memory Overflow Interrupt Status | RUR | <p>Transmit Cell Insertion Memory Overflow Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the Transmit Cell Insertion Memory Overflow Interrupt has occurred since the last read of this register.</p> <p>The Transmit ATM Cell Processor block will generate this interrupt anytime an overflow event has occurred in the “Transmit Cell Insertion Memory” Buffer.</p> <p>0 – Indicates that the Transmit ATM Cell Processor block has NOT declared the “Transmit Cell Insertion Memory Overflow” interrupt since the last read of this register.</p> <p>1 – Indicates that the Transmit ATM Cell Processor block has declared the “Transmit Cell Insertion Memory Overflow” interrupt since the last read of this register.</p> |
| 1 | Detection of HEC Byte Error Interrupt | RUR | <p>Detection of HEC Byte Error Interrupt:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Transmit ATM Cell Processor block” has declared the “Detection of HEC Byte Error” Interrupt since the last read of this register.</p> <p>The Transmit ATM Cell Processor block will generate this interrupt anytime it has received an ATM cell (from the Tx FIFO) that contains a HEC byte error.</p> <p>0 – Indicates that the Transmit ATM Cell Processor block has NOT declared the “Detection of HEC Byte Error” Interrupt since the last read of this register.</p> <p>1 – Indicates that the Transmit ATM Cell Processor block has declared the “Detection of HEC Byte Error” Interrupt since the last read of this register.</p> |
| 0 | Detection of Transmit UTOPIA Parity Error Interrupt | | <p>Detection of Transmit UTOPIA Parity Error Interrupt:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Transmit ATM Cell Processor” block has declared the “Detection of Transmit UTOPIA Parity Error” Interrupt since the last read of this register.</p> <p>The Transmit ATM Cell Processor block will generate this interrupt anytime it has received an ATM cell byte or 16-bit word (from the Transmit UTOPIA Interface block) that contains a parity error.</p> <p>0 – Indicates that the Transmit ATM Cell Processor block has NOT declared the “Detection of Transmit UTOPIA Parity Error” Interrupt since the last read of this register.</p> <p>1 – Indicates that the Transmit ATM Cell Processor block has declared the “Detection of Transmit UTOPIA Parity Error” Interrupt since the last read of this register.</p> |

Table 394: Transmit ATM Cell Processor Block – Transmit ATM Interrupt Enable Register (Address = 0xNF0F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|---|--|---|--|--|--|
| Unused | | Transmit Cell Extraction Interrupt Enable | Transmit Cell Insertion Interrupt Enable | Transmit Cell Extraction Memory Overflow Interrupt Enable | Transmit Cell Insertion Memory Overflow Interrupt Enable | Detection of HEC Byte Error Interrupt Enable | Detection of Transmit UTOPIA Parity Error Interrupt Enable |
| R/O | R/O | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 6 | Unused | | |
| 5 | Transmit Cell Extraction Interrupt Enable | R/W | <p>Transmit Cell Extraction Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Transmit Cell Extraction” Interrupt.</p> <p>If the user enables this feature, then the Transmit ATM Cell Processor block will generate the “Transmit Cell Extraction” Interrupt anytime it receives an incoming ATM cell (from the TxFIFO) and loads this ATM cell into the “Transmit Extraction Memory” Buffer.</p> <p>0 – Disables the “Transmit Cell Extraction” Interrupt. 1 – Enables the “Transmit Cell Extraction” Interrupt</p> |
| 4 | Transmit Cell Insertion Interrupt Enable | R/W | <p>Transmit Cell Insertion Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Transmit Cell Insertion” Interrupt.</p> <p>If the user enables this feature, then the Transmit ATM Cell Processor block will generate the “Transmit Cell Insertion” Interrupt anytime a cell (residing in the “Transmit Cell Insertion” Buffer) is read out of the “Transmit Cell Insertion” Buffer and is loaded into the “outbound” ATM cell traffic.</p> <p>0 – Disables the Transmit Cell Insertion Interrupt. 1 – Enables the Transmit Cell Insertion Interrupt.</p> |
| 3 | Transmit Cell Extraction Memory Overflow Interrupt Enable | R/W | <p>Transmit Cell Extraction Memory Overflow Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Transmit Cell Extraction Memory Overflow” Interrupt.</p> <p>If the user enables this interrupt, then the Transmit ATM Cell Processor block will generate an interrupt any time an overflow event has occurred in the “Transmit Cell Extraction Memory” buffer.</p> <p>0 – Disables the Transmit Cell Extraction Memory Overflow Interrupt. 1 – Enables the Transmit Cell Extraction Memory Overflow Interrupt.</p> |
| 2 | Transmit Cell Insertion Memory Overflow Interrupt Enable | R/W | <p>Transmit Cell Insertion Memory Overflow Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Transmit Cell Insertion Memory Overflow” Interrupt.</p> <p>If the user enables this interrupt, then the Transmit ATM Cell Processor block will generate an interrupt any time an overflow event has occurred in the “Transmit Cell Insertion Memory” buffer.</p> |

| | | | |
|---|--|-----|--|
| | | | <p>0 – Disables the Transmit Cell Insertion Memory Overflow Interrupt. 1 – Enables the Transmit Cell Insertion Memory Overflow Interrupt.</p> |
| 1 | Detection of HEC Byte Error Interrupt Enable | R/W | <p>Detection of HEC Byte Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of HEC Byte Error Interrupt” within the Transmit ATM Cell Processor Block.</p> <p>If the user enables this interrupt, then the Transmit ATM Cell Processor block will generate an interrupt each time it receives an ATM cell (from the TxFIFO) that contains a HEC Byte error.</p> <p>0 – Disables the “Detection of HEC Byte Error” Interrupt. 1 – Enables the “Detection of HEC Byte Error” Interrupt</p> |
| 0 | Detection of Transmit UTOPIA Parity Error Interrupt Enable | | <p>Detection of Transmit UTOPIA Parity Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of Transmit UTOPIA Parity Error” Interrupt within the Transmit ATM Cell Processor block.</p> <p>If the user enables this interrupt, then the Transmit ATM Cell Processor block will generate an interrupt each time it receives an ATM cell byte or 16-bit word (from the TxFIFO) that contains a parity error.</p> <p>0 – Disables the “Detection of Transmit UTOPIA Parity Error” Interrupt. 1 – Enables the “Detection of Transmit UTOPIA Parity Error” Interrupt.</p> |

Table 395: Transmit ATM Cell Processor Block – Transmit ATM Cell Insertion/Extraction Memory Control Register (0xNF13)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|--|--------------------------------------|---------------------------------------|-------------------------------------|-------------------------------------|
| Unused | | | Transmit Cell Extraction Memory RESET* | Transmit Cell Extraction Memory CLAV | Transmit Cell Insertion Memory RESET* | Transmit Cell Insertion Memory ROOM | Transmit Cell Insertion Memory WSOC |
| R/O | R/O | R/O | R/W | R/O | R/W | R/O | W/O |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7-5 | Unused | | |
| 4 | Transmit Cell Extraction Memory RESET* | R/W | <p>Transmit Cell Extraction Memory RESET*:</p> <p>This READ/WRITE bit-field permits the user to perform a REST operation to the Transmit Cell Extraction Memory.</p> <p>If the user writes a “1-to-0 transition” into this bit-field, then the following events will occur.</p> <ul style="list-style-type: none"> All of the contents of the Transmit Cell Extraction Memory will be flushed. All READ and WRITE pointers will be reset to their default positions. <p>Notes: Following this RESET event, the user must write the value “1” into this bit-field in order to enable normal operation within the Transmit Cell Extraction Memory.</p> |
| 3 | Transmit Cell Extraction Memory CLAV | R/O | <p>Transmit Cell Extraction Memory – Cell Available Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not there is at least ATM cell of data (residing within the Transmit Cell Extraction Memory) that needs to be read out via the Microprocessor Interface.</p> <p>0 – Indicates that the Transmit Cell Extraction Memory is empty and contains no ATM cell data.</p> <p>1 – Indicates that the Transmit Cell Extraction Memory contains at least one ATM cell of data that needs to be read out.</p> <p>Notes: The user should validate each ATM cell that is being read out from the Transmit Cell Extraction memory by checking the state of this bit-field prior to reading out the contents of ATM cell data residing within the Transmit Cell Extraction Memory</p> |
| 2 | Transmit Cell Insertion Memory RESET* | R/W | <p>Transmit Cell Insertion Memory RESET*:</p> <p>This READ/WRITE bit-field permits the user to perform a RESET operation to the Transmit Cell Insertion Memory.</p> <p>If the user writes a “1-to-0 transition” into this bit-field, then the following events will occur.</p> <ul style="list-style-type: none"> All of the contents of the Transmit Cell Insertion Memory will be flushed. All READ and WRITE pointers will be reset to their default positions. <p>Notes: Following this RESET event, the user must write the value “1” into this bit-field in order to enable normal</p> |

| | | | <i>operation of the Transmit Cell Insertion Memory.</i> |
|---|-------------------------------------|-----|--|
| 1 | Transmit Cell Insertion Memory ROOM | R/O | <p>Transmit Cell Insertion Memory – ROOM Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not there is room (e.g., empty space) available for the contents of another ATM cell to be written into the Transmit Cell Insertion Memory.</p> <p>0 – Indicates that the Transmit Cell Insertion Memory does not contain enough empty space to receive another ATM cell via the Microprocessor Interface.</p> <p>1 – Indicates that the Transmit Cell Insertion Memory does contain enough empty space to receive another ATM cell via the Microprocessor Interface.</p> <p>Notes: <i>The user should verify that the Transmit Cell Insertion Memory has sufficient empty space to accept another ATM cell of data (via the Microprocessor Interface) by polling the state of this bit-field prior to writing each cell into the Transmit Cell Insertion Memory.</i></p> |
| 0 | Transmit Cell Insertion Memory WSOC | W/O | <p>Transmit Cell Insertion Memory – Write SOC (Start of Cell):</p> <p>Whenever the user is writing the contents of an ATM cell into the Transmit Cell Insertion Memory, then he/she is suppose to identify/designate the very first byte of this ATM cell by setting this bit-field to “1”. Whenever the user does this, then the Transmit Cell Insertion Memory will “know” that the next octet that is written into the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data Register – Byte 3 (Address = 0xNF14) is designated as the first byte of the ATM cell currently being written into the Transmit Cell Insertion Memory.</p> <p>This bit-field must be set to “0” during all other WRITE operations to the Transmit ATM Cell Processor – Transmit Cell Insertion/Extraction Memory Data Register</p> |

Table 396: Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data – Byte 3 (Address = 0xNF14)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit Cell Insertion/Extraction Memory Data[31:24] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 0 | Transmit Cell Insertion/Extraction Memory Data[31:24] | R/W | <p>Transmit Cell Insertion/Extraction Memory Data[31:24]:</p> <p>These READ/WRITE bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data – Bytes 2 through 0” support the following functions.</p> <ul style="list-style-type: none"> • They function as the address location for the user to write the contents of an “outbound” ATM cell into the Transmit Cell Insertion Memory, via the Microprocessor Interface. • They function as the address location, for which the user to read out the contents of an “inbound” ATM cell from the Receive Cell Extraction Memory, via the Microprocessor Interface. <p>Notes:</p> <ol style="list-style-type: none"> 1. If the user performs a WRITE operation to this (and the other three address locations), then he/she is writing ATM cell data into the Transmit Cell Insertion Memory. 2. If the user performs a READ operation to this (and the other three address locations), then he/she is reading ATM cell data from the Transmit Cell Extraction Memory. 3. READ and WRITE operations must be performed in a “32-bit” (4-byte “word”) manner. Hence, whenever the user performs a READ/WRITE operation to these address locations, he/she must start by writing in or reading out the first byte (of this “4-byte” word) of a given ATM cell, into/from this particular address location. Next, the user must perform the READ/WRITE operation (with the second of this “4-byte” word) to the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 2 register. Afterwards, the user must perform a READ/WRITE operation (with the third of this “4-byte” word) to the Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 1 register. Finally, the user must perform a READ/WRITE operation (with the fourth of this “4-byte” word) to the Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 0 register. When reading out (writing in) the next four bytes of a given ATM Cell, the user must repeat this process with a READ or WRITE operation, from/to this register location, and so on. 4. Whenever the user is writing cell data into the Transmit Cell Insertion Memory, the size of the Cell is always 56 bytes. 5. Whenever the user is reading cell data from the Transmit Cell Extraction Memory, the size of the Cell is always 56 bytes. |

Table 397: Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data – Byte 2 (Address = 0xNF15)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit Cell Insertion/Extraction Memory Data[23:16] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 0 | Transmit Cell Insertion/Extraction Memory Data[23:16] | R/W | <p>Transmit Cell Insertion/Extraction Memory Data[23:16]:</p> <p>These READ/WRITE bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data – Bytes 3, 1 and 0” support the following functions.</p> <p>They function as the address location for the user to write the contents of an “outbound” ATM cell into the Transmit Cell Insertion Memory, via the Microprocessor Interface.</p> <p>They function as the address location, for which the user to read out the contents of an “inbound” ATM cell from the Receive Cell Extraction Memory, via the Microprocessor Interface.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. If the user performs a WRITE operation to this (and the other three address locations), then he/she is writing ATM cell data into the Transmit Cell Insertion Memory. 2. If the user performs a READ operation to this (and the other three address locations), then he/she is reading ATM cell data from the Transmit Cell Extraction Memory. 3. READ and WRITE operations must be performed in a “32-bit” (4-byte “word”) manner. Hence, whenever the user performs a READ/WRITE operation to these address locations, he/she must start by writing in or reading out the first byte (of this “4-byte” word) of a given ATM cell, into/from the Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 3” register. Next, the user must perform the READ/WRITE operation (with the second of this “4-byte” word) to this particular address location. Afterwards, the user must perform a READ/WRITE operation (with the third of this “4-byte” word) to the Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 1 register. Finally, the user must perform a READ/WRITE operation (with the fourth of this “4-byte” word) to the Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 0 register. When reading out (writing in) the next four bytes of a given ATM Cell, the user must repeat this process with a READ or WRITE operation, from/to this register location, and so on. 4. Whenever the user is writing cell data into the Transmit Cell Insertion Memory, the size of the Cell is always 56 bytes. 5. Whenever the user is reading cell data from the Transmit Cell Extraction Memory, the size of the Cell is always 56 bytes. |

Table 398: Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data – Byte 1 (Address = 0xNF16)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Cell Insertion/Extraction Memory Data[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 - 0 | Transmit Cell Insertion/Extraction Memory Data[15:8] | R/W | <p>Transmit Cell Insertion/Extraction Memory Data[15:8]:</p> <p>These READ/WRITE bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data – Bytes 3, 2 and 0” support the following functions.</p> <ul style="list-style-type: none"> • They function as the address location for the user to write the contents of an “outbound” ATM cell into the Transmit Cell Insertion Memory, via the Microprocessor Interface. • They function as the address location, for which the user to read out the contents of an “inbound” ATM cell from the Receive Cell Extraction Memory, via the Microprocessor Interface. <p>Notes:</p> <ol style="list-style-type: none"> 1. If the user performs a WRITE operation to this (and the other three address locations), then he/she is writing ATM cell data into the Transmit Cell Insertion Memory. 2. If the user performs a READ operation to this (and the other three address locations), then he/she is reading ATM cell data from the Transmit Cell Extraction Memory. 3. READ and WRITE operations must be performed in a “32-bit” (4-byte “word”) manner. Hence, whenever the user performs a READ/WRITE operation to these address locations, he/she must start by writing in or reading out the first byte (of this “4-byte” word) of a given ATM cell, into/from the Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 3 register. Next, the user must perform the READ/WRITE operation (with the second of this “4-byte” word) to the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 2 register. Afterwards, the user must perform a READ/WRITE operation (with the third of this “4-byte” word) to this particular register location. Finally, the user must perform a READ/WRITE operation (with the fourth of this “4-byte” word) to the Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 0 register. When reading out (writing in) the next four bytes of a given ATM Cell, the user must repeat this process with a READ or WRITE operation, from/to this register location, and so on. 4. Whenever the user is writing cell data into the Transmit Cell Insertion Memory, the size of the Cell is always 56 bytes. 5. Whenever the user is reading cell data from the Transmit Cell Extraction Memory, the size of the Cell is always 56 bytes. |

Table 399: Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data – Byte 0 (Address = 0xNF17)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit Cell Insertion/Extraction Memory Data[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 0 | Transmit Cell Insertion/Extraction Memory Data[7:0] | R/W | <p>Transmit Cell Insertion/Extraction Memory Data[7:0]:</p> <p>These READ/WRITE bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory Data – Bytes 3, through 1” support the following functions.</p> <ul style="list-style-type: none"> • They function as the address location for the user to write the contents of an “outbound” ATM cell into the Transmit Cell Insertion Memory, via the Microprocessor Interface. • They function as the address location, for which the user to read out the contents of an “inbound” ATM cell from the Receive Cell Extraction Memory, via the Microprocessor Interface. <p>Notes:</p> <ol style="list-style-type: none"> 1. If the user performs a WRITE operation to this (and the other three address locations), then he/she is writing ATM cell data into the Transmit Cell Insertion Memory. 2. If the user performs a READ operation to this (and the other three address locations), then he/she is reading ATM cell data from the Transmit Cell Extraction Memory. 3. READ and WRITE operations must be performed in a “32-bit” (4-byte “word”) manner. Hence, whenever the user performs a READ/WRITE operation to these address locations, he/she must start by writing in or reading out the first byte (of this “4-byte” word) of a given ATM cell, into/from the Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 3 register. Next, the user must perform the READ/WRITE operation (with the second of this “4-byte” word) to the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 2 register. Afterwards, the user must perform a READ/WRITE operation (with the third of this “4-byte” word) to the “Transmit ATM Cell Processor Block – Transmit Cell Insertion/Extraction Memory – Byte 1” register. Finally, the user must perform a READ/WRITE operation (with the fourth of this “4-byte” word) to this particular register location. When reading out (writing in) the next four bytes of a given ATM Cell, the user must repeat this process with a READ or WRITE operation, from/to this register location, and so on. 4. Whenever the user is writing cell data into the Transmit Cell Insertion Memory, the size of the Cell is always 56 bytes. 5. Whenever the user is reading cell data from the Transmit Cell Extraction Memory, the size of the Cell is always 56 bytes. |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 400: Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Header Byte 1 (Address = 0xNF18)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Idle Cell Header Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit Idle Cell Header Byte – 1 [7:0] | R/W | <p>Transmit Idle Cell Header Byte – 1[7:0]:</p> <p>These READ/WRITE register bits, along with that in “Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Header Byte 2 through Byte 4” registers permit the user to define the header byte pattern of all Idle Cells that are generated by the Transmit ATM Cell Processor block.</p> <p>This register permits the user to define/specify the value of Header Byte # 1 within each Idle Cell that is generated and transmitted by the Transmit ATM Cell Processor block.</p> |

Table 401: Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Header Byte 2 (Address = 0xNF19)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Idle Cell Header Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit Idle Cell Header Byte – 2 [7:0] | R/W | <p>Transmit Idle Cell Header Byte – 2[7:0]:</p> <p>These READ/WRITE register bits, along with that in “Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Header Bytes 1, 3 and 4” registers permit the user to define the header byte pattern of all Idle Cells that are generated by the Transmit ATM Cell Processor block.</p> <p>This register permits the user to define/specify the value of Header Byte # 2 within each Idle Cell that is generated and transmitted by the Transmit ATM Cell Processor block.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 402: Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Header Byte 3 (Address = 0xNF1A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Idle Cell Header Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit Idle Cell Header Byte – 3 [7:0] | R/W | <p>Transmit Idle Cell Header Byte – 3[7:0]:</p> <p>These READ/WRITE register bits, along with that in “Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Header Bytes 1, 2 and 4” registers permit the user to define the header byte pattern of all Idle Cells that are generated by the Transmit ATM Cell Processor block.</p> <p>This register permits the user to define/specify the value of Header Byte # 3 within each Idle Cell that is generated and transmitted by the Transmit ATM Cell Processor block.</p> |

Table 403: Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Header Byte 4 (Address = 0xNF1B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Idle Cell Header Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit Idle Cell Header Byte – 4 [7:0] | R/W | <p>Transmit Idle Cell Header Byte – 4[7:0]:</p> <p>These READ/WRITE register bits, along with that in “Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Header Byte 1 through Byte 3” registers permit the user to define the header byte pattern of all Idle Cells that are generated by the Transmit ATM Cell Processor block.</p> <p>This register permits the user to define/specify the value of Header Byte # 4 within each Idle Cell that is generated and transmitted by the Transmit ATM Cell Processor block.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 404: Transmit ATM Cell Processor Block – Transmit ATM Idle Cell Payload Register (Address = 0xNF1F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit Idle Cell Payload Byte[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|--|
| 7 - 0 | Transmit Idle Cell Payload Byte[7:0] | R/W | <p>Transmit Idle Cell Payload Byte [7:0]:</p> <p>These READ/WRITE register bits permit the user to define the value of the payload bytes of all Idle Cells that are generated and transmitted by the Transmit ATM Cell Processor block.</p> <p>Notes: Each of the 48 payload bytes (within each outbound Idle Cell) will be assigned the value that is written into this register.</p> |

Table 405: Transmit ATM Cell Processor Block – Transmit Test Cell Header Byte – Byte 1 (Address = 0xNF20)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Test Cell Header Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------------|------|--|
| 7 – 0 | Transmit Test Cell Header Byte 1[7:0] | R/W | <p>Receive Test Cell Header Byte 1:</p> <p>These READ/WRITE register bits along with that in the “Transmit ATM Cell Processor Block – Transmit Cell Header Byte – Bytes 2 through 4” permit the user to define the headers of test cells that the Transmit Test Cell Generator will generate.</p> <p>This particular register byte permits the user to define the contents of Header Byte # 1.</p> <p>Notes: These register bits are only active if the Transmit Test Cell Generator has been enabled.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 406: Transmit ATM Cell Processor Block – Transmit Test Cell Header Byte – Byte 2 (Address = 0xNF21)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Test Cell Header Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------------|------|--|
| 7 – 0 | Transmit Test Cell Header Byte 2[7:0] | R/W | <p>Receive Test Cell Header Byte 2:</p> <p>These READ/WRITE register bits along with that in the “Transmit ATM Cell Processor Block – Transmit Cell Header Byte – Bytes 1, 3 and 4” permit the user to define the headers of test cells that the Transmit Test Cell Generator will generate.</p> <p>This particular register byte permits the user to define the contents of Header Byte # 2.</p> <p>Notes: <i>These register bits are only active if the Transmit Test Cell Generator has been enabled.</i></p> |

Table 407: Transmit ATM Cell Processor Block – Transmit Test Cell Header Byte – Byte 3 (Address = 0xNF22)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Test Cell Header Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------------|------|--|
| 7 – 0 | Transmit Test Cell Header Byte 3[7:0] | R/W | <p>Receive Test Cell Header Byte 3:</p> <p>These READ/WRITE register bits along with that in the “Transmit ATM Cell Processor Block – Transmit Cell Header Byte – Bytes 1, 2 and 4” permit the user to define the headers of test cells that the Transmit Test Cell Generator will generate.</p> <p>This particular register byte permits the user to define the contents of Header Byte # 3.</p> <p>Notes: <i>These register bits are only active if the Transmit Test Cell Generator has been enabled.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 408: Transmit ATM Cell Processor Block – Transmit Test Cell Header Byte – Byte 4 (Address = 0xNF23)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit Test Cell Header Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------------|------|---|
| 7 – 0 | Transmit Test Cell Header Byte 4[7:0] | R/W | <p>Receive Test Cell Header Byte 4:</p> <p>These READ/WRITE register bits along with that in the “Transmit ATM Cell Processor Block – Transmit Cell Header Byte – Bytes 1 through 3” permit the user to define the headers of test cells that the Transmit Test Cell Generator will generate.</p> <p>This particular register byte permits the user to define the contents of Header Byte # 4.</p> <p>Notes: <i>These register bits are only active if the Transmit Test Cell Generator has been enabled.</i></p> |

Table 409: Transmit ATM Cell Processor Block – Transmit ATM Cell Counter (Address = 0xNF28)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit ATM Cell Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|---|
| 7 - 0 | Transmit ATM Cell Count[31:24] | RUR | <p>Transmit ATM Cell Count – Byte 3[31:24]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Count – Bytes 2 through 0” registers; contain a 32-bit value for the number of User/Valid cells that have been transmitted by the Transmit ATM Cell Processor block.</p> <p>This particular register contains the MSB (Most Significant Byte) value for this 32-bit expression.</p> <p>Notes:</p> <ol style="list-style-type: none"> <i>The contents within these registers include all of the following: All ATM cells that have been read out from the Tx FIFO, or the Transmit Cell Insertion Buffer.</i> <i>The contents of these registers do not include the number of Idle Cells that have been generated by the Transmit ATM Cell Processor block.</i> <i>If the number of Cells reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”).</i> |

Table 410: Transmit ATM Cell Processor Block – Transmit ATM Cell Counter (Address = 0xNF29)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit ATM Cell Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|--|
| 7 - 0 | Transmit ATM Cell Count[23:16] | RUR | <p>Transmit ATM Cell Count – Byte 2[23:16]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Count – Bytes 3, 1 and 0” registers; contain a 32-bit value for the number of User/Valid cells that have been transmitted by the Transmit ATM Cell Processor block.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The contents within these registers include all of the following: All ATM cells that have been read out from the TxFIFO, or the Transmit Cell Insertion Buffer. 2. The contents of these registers do not include the number of Idle Cells that have been generated by the Transmit ATM Cell Processor block. 3. If the number of Cells reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 411: Transmit ATM Cell Processor Block – Transmit ATM Cell Counter (Address = 0xNF2A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit ATM Cell Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------|------|---|
| 7 - 0 | Transmit ATM Cell Count[15:8] | RUR | <p>Transmit ATM Cell Count – Byte 1[15:8]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Count – Bytes 3, 2 and 0” registers; contain a 32-bit value for the number of User/Valid cells that have been transmitted by the Transmit ATM Cell Processor block.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The contents within these registers include all of the following: All ATM cells that have been read out from the TxFIFO, or the Transmit Cell Insertion Buffer. 2. The contents of these registers do not include the number of Idle Cells that have been generated by the Transmit ATM Cell Processor block. 3. If the number of Cells reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 412: Transmit ATM Cell Processor Block – Transmit ATM Cell Counter (Address = 0xNF2B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit ATM Cell Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------|------|---|
| 7 - 0 | Transmit ATM Cell Count[7:0] | RUR | <p>Transmit ATM Cell Count – Byte 0[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Count – Bytes 3 through 1” registers; contain a 32-bit value for the number of User/Valid cells that have been transmitted by the Transmit ATM Cell Processor block.</p> <p>This particular register contains the LSB (Least Significant Byte) value for this 32-bit expression.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The contents within these registers include all of the following: All ATM cells that have been read out from the TxFIFO, or the Transmit Cell Insertion Buffer. 2. The contents of these registers do not include the number of Idle Cells that have been generated by the Transmit ATM Cell Processor block. 3. If the number of Cells reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 413: Transmit ATM Cell Processor Block – Transmit ATM Cell Discard Cell Count – Byte 3 (Address = 0xNF2C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit – Discard Cell Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|--|
| 7 - 0 | Transmit – Discard Cell Count[31:24] | RUR | <p>Transmit – Discard Cell Count – Byte 3[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit ATM Cell Discard Cell Count – Bytes 2 through 0” registers; contain a 32-bit value for the number of ATM cells that have been discarded by the Transmit ATM Cell Processor block.</p> <p>This particular register contains the MSB (Most Significant Byte) value of this 32-bit expression.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The contents within these register includes all ATM cells that contain either a HEC Byte error or a “Transmit UTOPIA Parity” error. 2. If the number of Cells reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 414: Transmit ATM Cell Processor Block – Transmit ATM Cell Discard Cell Count – Byte 2 (Address = 0xNF2D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit – Discard Cell Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|---|
| 7 - 0 | Transmit – Discard Cell Count[23:16] | RUR | <p>Transmit – Discard Cell Count – Byte 2[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit ATM Cell Discard Cell Count – Bytes 3, 1 and 0” registers; contain a 32-bit value for the number of ATM cells that have been discarded by the Transmit ATM Cell Processor block.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The contents within these register includes all ATM cells that contain either a HEC Byte error or a “Transmit UTOPIA Parity” error. 2. If the number of Cells reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 415: Transmit ATM Cell Processor Block – Transmit ATM Cell Discard Cell Count – Byte 1 (Address = 0xNF2E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit – Discard Cell Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------------|------|---|
| 7 - 0 | Transmit – Discard Cell Count[15:8] | RUR | <p>Transmit – Discard Cell Count – Byte 1[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit ATM Cell Discard Cell Count – Bytes 3, 2 and 0” registers; contain a 32-bit value for the number of ATM cells that have been discarded by the Transmit ATM Cell Processor block.</p> <p>Notes:</p> <ol style="list-style-type: none"> The contents within these register includes all ATM cells that contain either a HEC Byte error or a “Transmit UTOPIA Parity” error. If the number of Cells reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 416: Transmit ATM Cell Processor Block – Transmit ATM Cell Discard Cell Count – Byte 0 (Address = 0xNF2F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit – Discard Cell Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------------|------|---|
| 7 - 0 | Transmit – Discard Cell Count[7:0] | RUR | <p>Transmit – Discard Cell Count – Byte 0[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit ATM Cell Discard Cell Count – Bytes 3 through 1” registers; contain a 32-bit value for the number of ATM cells that have been discarded by the Transmit ATM Cell Processor block.</p> <p>This particular register contains the LSB (Least Significant Byte) value of this 32-bit expression.</p> <p>Notes:</p> <ol style="list-style-type: none"> The contents within these register includes all ATM cells that contain either a HEC Byte error or a “Transmit UTOPIA Parity” error. If the number of Cells reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 417: Transmit ATM Cell Processor Block – Transmit ATM HEC Byte Error Count Register – Byte 3 (Address = 0xNF30)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit – HEC Byte Error Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit – HEC Byte Error Count[31:24] | RUR | <p>Transmit – HEC Byte Error Count – Byte 3[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit ATM HEC Byte Error Count Register – Bytes 2 through 0” register; contain a 32-bit value for the number of ATM cells that contain HEC byte errors (as detected by the Transmit ATM Cell Processor block).</p> <p>This particular register functions as the MSB (Most Significant Byte) for this 32-bit expression.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. This register is valid if the Transmit ATM Cell Processor block has been configured to compute and verify the HEC byte of each ATM cell that it receives from the TxFIFO or the “Transmit Cell Insertion Buffer”. 2. If the number of cells reaches the value “0xFFFFFFFF”, then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 418: Transmit ATM Cell Processor Block – Transmit ATM HEC Byte Error Count Register – Byte 2 (Address = 0xNF31)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit – HEC Byte Error Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit – HEC Byte Error Count[23:16] | RUR | <p>Transmit – HEC Byte Error Count – Byte 2[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit ATM HEC Byte Error Count Register – Bytes 3, 1 and 0” register; contain a 32-bit value for the number of ATM cells that contain HEC byte errors (as detected by the Transmit ATM Cell Processor block).</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. This register is valid if the Transmit ATM Cell Processor block has been configured to compute and verify the HEC byte of each ATM cell that it receives from the TxFIFO or the “Transmit Cell Insertion Buffer”. 2. If the number of cells reaches the value “0xFFFFFFFF”, then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 419: Transmit ATM Cell Processor Block – Transmit ATM HEC Byte Error Count Register – Byte 1 (Address = 0xNF32)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit – HEC Byte Error Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------------|------|--|
| 7 – 0 | Transmit – HEC Byte Error Count[15:8] | RUR | <p>Transmit – HEC Byte Error Count – Byte 1[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit ATM HEC Byte Error Count Register – Bytes 3, 2 and 0” register; contain a 32-bit value for the number of ATM cells that contain HEC byte errors (as detected by the Transmit ATM Cell Processor block).</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. This register is valid if the Transmit ATM Cell Processor block has been configured to compute and verify the HEC byte of each ATM cell that it receives from the Tx FIFO or the “Transmit Cell Insertion Buffer”. 2. If the number of cells reaches the value “0xFFFFFFFF”, then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

Table 420: Transmit ATM Cell Processor Block – Transmit ATM HEC Byte Error Count Register – Byte 0 (Address = 0xNF33)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit – HEC Byte Error Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|---|
| 7 – 0 | Transmit – HEC Byte Error Count[7:0] | RUR | <p>Transmit – HEC Byte Error Count – Byte 0[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit ATM HEC Byte Error Count Register – Bytes 3 through 1” register; contain a 32-bit value for the number of ATM cells that contain HEC byte errors (as detected by the Transmit ATM Cell Processor block).</p> <p>This particular register functions as the LSB (Least Significant Byte) for this 32-bit expression.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. This register is valid if the Transmit ATM Cell Processor block has been configured to compute and verify the HEC byte of each ATM cell that it receives from the Tx FIFO or the “Transmit Cell Insertion Buffer”. 2. If the number of cells reaches the value “0xFFFFFFFF”, then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”). |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 421: Transmit ATM Cell Processor Block – Transmit UTOPIA Parity Error Count Register – Byte 3 (Address = 0xNF34)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit UTOPIA – Parity Error Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 - 0 | Transmit UTOPIA – Parity Error Count[31:24] | RUR | <p>Transmit UTOPIA Parity Error Count – Byte 3[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit UTOPIA Parity Error Count Register – Bytes 2 through 0” registers; contains a 32-bit value for the number of ATM cells that contain “Transmit UTOPIA” Parity (byte or word) errors (as detected by the Transmit ATM Cell Processor block).</p> <p>This particular register functions as the MSB (Most Significant Byte) for this 32-bit expression.</p> <p>Notes: if the number of cells reaches the value “0xFFFFFFFF”, then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”).</p> |

Table 422: Transmit ATM Cell Processor Block – Transmit UTOPIA Parity Error Count Register – Byte 2 (Address = 0xNF35)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit UTOPIA – Parity Error Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 - 0 | Transmit UTOPIA – Parity Error Count[23:16] | RUR | <p>Transmit UTOPIA Parity Error Count – Byte 2[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit UTOPIA Parity Error Count Register – Bytes 3, 1 and 0” registers; contains a 32-bit value for the number of ATM cells that contain “Transmit UTOPIA” Parity (byte or word) errors (as detected by the Transmit ATM Cell Processor block).</p> <p>Notes: if the number of cells reaches the value “0xFFFFFFFF”, then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 423: Transmit ATM Cell Processor Block – Transmit UTOPIA Parity Error Count Register – Byte 1 (Address = 0xNF36)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit UTOPIA – Parity Error Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 - 0 | Transmit UTOPIA – Parity Error Count[15:8] | RUR | <p>Transmit UTOPIA Parity Error Count – Byte 1[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit UTOPIA Parity Error Count Register – Bytes 3, 2 and 0” registers; contains a 32-bit value for the number of ATM cells that contain “Transmit UTOPIA” Parity (byte or word) errors (as detected by the Transmit ATM Cell Processor block).</p> <p>Notes: if the number of cells reaches the value “0xFFFFFFFF”, then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”).</p> |

Table 424: Transmit ATM Cell Processor Block – Transmit UTOPIA Parity Error Count Register – Byte 0 (Address = 0xNF37)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit UTOPIA – Parity Error Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 0 | Transmit UTOPIA – Parity Error Count[7:0] | RUR | <p>Transmit UTOPIA Parity Error Count – Byte 0[7:0]:</p> <p>This RESET-upon-READ register, along with the “Transmit ATM Cell Processor Block – Transmit UTOPIA Parity Error Count Register – Bytes 3 through 1” registers; contains a 32-bit value for the number of ATM cells that contain “Transmit UTOPIA” Parity (byte or word) errors (as detected by the Transmit ATM Cell Processor block).</p> <p>This particular register functions as the LSB (Least Significant Byte) for this 32-bit expression.</p> <p>Notes: if the number of cells reaches the value “0xFFFFFFFF”, then these registers will saturate to and remain at this value (e.g., it will NOT overflow to “0x00000000”).</p> |

Table 425: Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Filter 0 (Address = 0xNF43)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|--------------------------------------|------------------|---------------------|-------------------------|
| Unused | | | | Transmit User Cell Filter # 0 Enable | Copy Cell Enable | Discard Cell Enable | Filter if Pattern Match |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|---|
| 7 - 4 | Unused | R/O | |
| 3 | Transmit User Cell Filter # 0 Enable | R/W | <p>Transmit User Cell Filter # 0 – Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable Transmit User Cell Filter # 0.</p> <p>If the user enables Transmit User Cell Filter # 0, then Transmit User Cell Filter # 0 will function per the configuration settings in Bits 2 through 0, within this register.</p> <p>If the user disables Transmit User Cell Filter # 0, then Transmit User Cell Filter # 0 then all cells that are applied to the input of Transmit User Cell Filter # 0 will pass through to the output of Transmit User Cell Filter # 0.</p> <p>0 – Disables Transmit User Cell Filter # 0. 1 – Enables Transmit User Cell Filter # 0.</p> |
| 2 | Copy Cell Enable | R/W | <p>Copy Cell Enable – Transmit User Cell Filter # 0:</p> <p>This READ/WRITE bit-field permits the user to either configure Transmit User Cell Filter # 0 (within the Transmit ATM Cell Processor Block) to copy all cells that have header byte patterns that comply with the “user-defined” criteria, per Transmit User Cell Filter # 0, or to NOT copy any of these cells.</p> <p>If the user configures Transmit User Cell Filter # 0 to copy all cells complying with a certain “header-byte” pattern, then a copy (or replicate) of this “compliant” ATM cell will be routed to the Transmit Cell Extraction Buffer.</p> <p>If the user configures Transmit User Cell Filter # 0 to NOT copy all cells complying with a certain “header-byte” pattern, then NO copies (or replicates) of these “compliant” ATM cells will be made nor will any be routed to the Transmit Cell Extraction Buffer.</p> <p>0 – Configures Transmit User Cell Filter # 0 to NOT copy any cells that have header byte patterns which are compliant with the “user-defined” filtering criteria. 1 – Configures Transmit User Cell Filter # 0 to copy any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria, and to route these copies (of cells) to the Transmit Cell Extraction Buffer.</p> <p>Notes: This bit-field is only active if “Transmit User Cell Filter # 0” has been enabled.</p> |
| 1 | Discard Cell Enable | R/W | <p>Discard Cell Enable – Transmit User Cell Filter # 0:</p> <p>This READ/WRITE bit-field permits the user to either</p> |

| | | | |
|---|-------------------------|-----|--|
| | | | <p>configure Transmit User Cell Filter # 0 (within the Transmit ATM Cell Processor Block) to discard all cells that have header byte patterns that comply with the “user-defined” criteria, per Transmit User Cell Filter # 0, or NOT discard any of these cells.</p> <p>If the user configures Transmit User Cell Filter # 0 to NOT discarded any cells that is compliant with a certain “header-byte” pattern, then the cell will be retained for further processing.</p> <p>0 – Configures Transmit User Cell Filter # 0 to NOT discard any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria.</p> <p>1 – Configures Transmit User Cell Filter # 0 to discard any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria.</p> <p>Notes: <i>This bit-field is only active if “Transmit User Cell Filter # 0” has been enabled.</i></p> |
| 0 | Filter if Pattern Match | R/W | <p>Filter if Pattern Match – Transmit User Cell Filter # 0:</p> <p>This READ/WRITE bit-field permits the user to either configure Transmit User Cell Filter # 0 to filter (based upon the configuration settings for Bits 1 and 2, in this register) ATM cells with header bytes that match the “user-defined” header byte patterns, or to filter ATM cells with header bytes that do NOT match the “user-defined” header byte patterns.</p> <p>0 – Configures Transmit User Cell Filter # 0 to filter user cells that do NOT match the header byte patterns (as defined in the “ registers).</p> <p>1 – Configures Transmit User Cell Filter # 0 to filter user cells that do match the header byte patterns (as defined in the “ registers).</p> <p>Notes: <i>This bit-field is only active if “Transmit User Cell Filter # 0” has been enabled.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 426: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 1 (Address = 0xNF44)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Pattern Register – Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 0 – Pattern Register – Header Byte 1 | R/W | <p>Transmit User Cell Filter # 0 – Pattern Register – Header Byte 1:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 0) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Header Byte 1” permits the user to define the User Cell Filtering criteria for “Octet # 1” of the incoming User Cell. The user will write the header byte pattern (for Octet 1) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Header Byte 1” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 427: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 2 (Address = 0xNF45)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Pattern Register – Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 0 – Pattern Register – Header Byte 2 | R/W | <p>Transmit User Cell Filter # 0 – Pattern Register – Header Byte 2:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 0) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Header Byte 2” permits the user to define the User Cell Filtering criteria for “Octet # 2” of the incoming User Cell. The user will write the header byte pattern (for Octet 2) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Header Byte 2” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 428: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 3 (Address = 0xNF46)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Pattern Register – Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 0 – Pattern Register – Header Byte 3 | R/W | <p>Transmit User Cell Filter # 0 – Pattern Register – Header Byte 3:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 0) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Header Byte 3” permits the user to define the User Cell Filtering criteria for “Octet # 3” of the incoming User Cell. The user will write the header byte pattern (for Octet 3) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Header Byte 3” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 429: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 4 (Address = 0xNF47)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Pattern Register – Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 0 – Pattern Register – Header Byte 4 | R/W | <p>Transmit User Cell Filter # 0 – Pattern Register – Header Byte 4:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 0) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Header Byte 4” permits the user to define the User Cell Filtering criteria for “Octet # 4” of the incoming User Cell. The user will write the header byte pattern (for Octet 4) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Header Byte 4” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

Table 430: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Byte 1 (Address = 0xNF48)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Check Register – Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 0 – Check Register – Header Byte 1 | R/W | <p>Transmit User Cell Filter # 0 – Check Register – Header Byte 1:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 0) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 1” permits the user to define the User Cell Filtering criteria for “Octet # 1” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 1” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 1” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 1” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 1”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 1” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 1” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 1”).</p> |

Table 431: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Byte 2 (Address = 0xNF49)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Check Register – Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 0 – Check Register – Header Byte 2 | R/W | <p>Transmit User Cell Filter # 0 – Check Register – Header Byte 2:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 0) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 2” permits the user to define the User Cell Filtering criteria for “Octet # 2” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 2” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 2” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 2” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 2”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 2” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 2” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 2”).</p> |

Table 432: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Byte 3 (Address = 0xNF4A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Check Register – Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 0 – Check Register – Header Byte 3 | R/W | <p>Transmit User Cell Filter # 0 – Check Register – Header Byte 3:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 0) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 3” permits the user to define the User Cell Filtering criteria for “Octet # 3” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 3” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 3” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 3” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 3”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 3” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 3” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 3”).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 433: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Register – Byte 4 (Address = 0xNF4B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Check Register – Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 0 – Check Register – Header Byte 4 | R/W | <p>Transmit User Cell Filter # 0 – Check Register – Header Byte 4:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 0) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 4” permits the user to define the User Cell Filtering criteria for “Octet # 4” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 4” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 4” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 4” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 4”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 4” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 4” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Pattern Register – Header Byte 4”).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 434: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Filtered Cell Count – Byte 3 (Address = 0xNF4C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Filtered Cell Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 0 – Filtered Cell Count[31:24] | RUR | <p>Transmit User Cell Filter # 0 – Filtered Cell Count[31:24]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Filtered Cell Count – Bytes 2” through “0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 0 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – User Cell Filter # 0” Register (Address = 0xNF43), these register bits will be incremented anytime User Cell Filter # 0 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>This particular register contains the MSB (Most Significant Byte) value for this 32-bit expression.</p> <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 435: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Filtered Cell Count – Byte 2 (Address = 0xNF4D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Filtered Cell Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 0 – Filtered Cell Count[23:16] | RUR | <p>Transmit User Cell Filter # 0 – Filtered Cell Count[23:16]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Filtered Cell Count – Bytes 3, 1 and 0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 0 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 0” Register (Address = 0xNF43), these register bits will be incremented anytime User Cell Filter # 0 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

Table 436: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Filtered Cell Count – Byte 1 (Address = 0xNF4E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Filtered Cell Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 – 0 | Transmit User Cell Filter # 0 – Filtered Cell Count[15:8] | RUR | <p>Transmit User Cell Filter # 0 – Filtered Cell Count[15:8]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Filtered Cell Count – Bytes 3, 2 and 0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 0 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 0” Register (Address = 0xNF43), these register bits will be incremented anytime Transmit User Cell Filter # 0 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 437: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Filtered Cell Count – Byte 0 (Address = 0xNF4F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 0 – Filtered Cell Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 0 – Filtered Cell Count[7:0] | RUR | <p>Transmit User Cell Filter # 0 – Filtered Cell Count[7:0]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 0 – Filtered Cell Count – Bytes 3” through “1” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 0 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 0” Register (Address = 0xNF43), these register bits will be incremented anytime Transmit User Cell Filter # 0 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>This particular register contains the LSB (Least Significant Byte) value for this 32-bit expression.</p> <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

Table 438: Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Filter 1 (Address = 0xNF53)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|--------------------------------------|------------------|---------------------|-------------------------|
| Unused | | | | Transmit User Cell Filter # 1 Enable | Copy Cell Enable | Discard Cell Enable | Filter if Pattern Match |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|---|
| 7 - 4 | Unused | R/O | |
| 3 | Transmit User Cell Filter # 1 Enable | R/W | <p>Transmit User Cell Filter # 1 – Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable Transmit User Cell Filter # 1.</p> <p>If the user enables Transmit User Cell Filter # 1, then Transmit User Cell Filter # 1 will function per the configuration settings in Bits 2 through 0, within this register.</p> <p>If the user disables Transmit User Cell Filter # 1, then Transmit User Cell Filter # 1 then all cells that are applied to the input of Transmit User Cell Filter # 1 will pass through to the output of Transmit User Cell Filter # 1.</p> <p>0 – Disables Transmit User Cell Filter # 1. 1 – Enables Transmit User Cell Filter # 1.</p> |
| 2 | Copy Cell Enable | R/W | <p>Copy Cell Enable – Transmit User Cell Filter # 1:</p> <p>This READ/WRITE bit-field permits the user to either configure Transmit User Cell Filter # 1 (within the Transmit ATM Cell Processor Block) to copy all cells that have header byte patterns that comply with the “user-defined” criteria, per Transmit User Cell Filter # 1, or to NOT copy any of these cells.</p> <p>If the user configures Transmit User Cell Filter # 1 to copy all cells complying with a certain “header-byte” pattern, then a copy (or replicate) of this “compliant” ATM cell will be routed to the Transmit Cell Extraction Buffer.</p> <p>If the user configures Transmit User Cell Filter # 1 to NOT copy all cells complying with a certain “header-byte” pattern, then NO copies (or replicates) of these “compliant” ATM cells will be made nor will any be routed to the Transmit Cell Extraction Buffer.</p> <p>0 – Configures Transmit User Cell Filter # 1 to NOT copy any cells that have header byte patterns which are compliant with the “user-defined” filtering criteria. 1 – Configures Transmit User Cell Filter # 1 to copy any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria, and to route these copies (of cells) to the Transmit Cell Extraction Buffer.</p> <p>Notes: This bit-field is only active if “Transmit User Cell Filter # 1” has been enabled.</p> |
| 1 | Discard Cell Enable | R/W | <p>Discard Cell Enable – Transmit User Cell Filter # 1:</p> <p>This READ/WRITE bit-field permits the user to either</p> |

| | | | |
|---|-------------------------|-----|--|
| | | | <p>configure Transmit User Cell Filter # 1 (within the Transmit ATM Cell Processor Block) to discard all cells that have header byte patterns that comply with the “user-defined” criteria, per Transmit User Cell Filter # 1, or NOT discard any of these cells.</p> <p>If the user configures Transmit User Cell Filter # 1 to NOT discarded any cells that is compliant with a certain “header-byte” pattern, then the cell will be retained for further processing.</p> <p>0 – Configures Transmit User Cell Filter # 1 to NOT discard any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria.</p> <p>1 – Configures Transmit User Cell Filter # 1 to discard any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria.</p> <p>Notes: <i>This bit-field is only active if “Transmit User Cell Filter # 1” has been enabled.</i></p> |
| 0 | Filter if Pattern Match | R/W | <p>Filter if Pattern Match – Transmit User Cell Filter # 1:</p> <p>This READ/WRITE bit-field permits the user to either configure Transmit User Cell Filter # 1 to filter (based upon the configuration settings for Bits 1 and 2, in this register) ATM cells with header bytes that match the “user-defined” header byte patterns, or to filter ATM cells with header bytes that do NOT match the “user-defined” header byte patterns.</p> <p>0 – Configures Transmit User Cell Filter # 1 to filter user cells that do NOT match the header byte patterns (as defined in the “ registers).</p> <p>1 – Configures Transmit User Cell Filter # 1 to filter user cells that do match the header byte patterns (as defined in the “ registers).</p> <p>Notes: <i>This bit-field is only active if “Transmit User Cell Filter # 1” has been enabled.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 439: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 1 (Address = 0xNF54)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Pattern Register – Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 1 – Pattern Register – Header Byte 1 | R/W | <p>Transmit User Cell Filter # 1 – Pattern Register – Header Byte 1:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 1) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Header Byte 1” permits the user to define the User Cell Filtering criteria for “Octet # 1” of the incoming User Cell. The user will write the header byte pattern (for Octet 1) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Header Byte 1” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

Table 440: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 2 (Address = 0xNF55)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Pattern Register – Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 1 – Pattern Register – Header Byte 2 | R/W | <p>Transmit User Cell Filter # 1 – Pattern Register – Header Byte 2:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 1) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Header Byte 2” permits the user to define the User Cell Filtering criteria for “Octet # 2” of the incoming User Cell. The user will write the header byte pattern (for Octet 2) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Header Byte 2” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 441: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 3 (Address = 0xNF56)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Pattern Register – Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 1 – Pattern Register – Header Byte 3 | R/W | <p>Transmit User Cell Filter # 1 – Pattern Register – Header Byte 3:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 1) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Header Byte 3” permits the user to define the User Cell Filtering criteria for “Octet # 3” of the incoming User Cell. The user will write the header byte pattern (for Octet 3) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Header Byte 3” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 442: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 4 (Address = 0xNF57)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Pattern Register – Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 1 – Pattern Register – Header Byte 4 | R/W | <p>Transmit User Cell Filter # 1 – Pattern Register – Header Byte 4:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 1) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Header Byte 4” permits the user to define the User Cell Filtering criteria for “Octet # 4” of the incoming User Cell. The user will write the header byte pattern (for Octet 4) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Header Byte 4” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

Table 443: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Byte 1 (Address = 0xNF58)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Check Register – Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 1 – Check Register – Header Byte 1 | R/W | <p>Transmit User Cell Filter # 1 – Check Register – Header Byte 1:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 1) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 1” permits the user to define the User Cell Filtering criteria for “Octet # 1” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 1” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 1” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 1” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 1”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 1” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 1” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 1”).</p> |

Table 444: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Byte 2 (Address = 0xNF59)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Check Register – Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 1 – Check Register – Header Byte 2 | R/W | <p>Transmit User Cell Filter # 1 – Check Register – Header Byte 2:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 1) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 2” permits the user to define the User Cell Filtering criteria for “Octet # 2” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 2” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 2” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 2” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 2”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 2” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 2” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 2”).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 445: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Byte 3 (Address = 0xNF5A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Check Register – Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 1 – Check Register – Header Byte 3 | R/W | <p>Transmit User Cell Filter # 1 – Check Register – Header Byte 3:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 1) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 3” permits the user to define the User Cell Filtering criteria for “Octet # 3” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 3” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 3” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 3” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 3”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 3” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 3” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 3”).</p> |

Table 446: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Register – Byte 4 (Address = 0xNF5B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Check Register – Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 1 – Check Register – Header Byte 4 | R/W | <p>Transmit User Cell Filter # 1 – Check Register – Header Byte 4:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 1) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 4” permits the user to define the User Cell Filtering criteria for “Octet # 4” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 4” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 4” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 4” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 4”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 4” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 4” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Pattern Register – Header Byte 4”).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 447: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Filtered Cell Count – Byte 3 (Address = 0xNF5C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Filtered Cell Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 1 – Filtered Cell Count[31:24] | RUR | <p>Transmit User Cell Filter # 1 – Filtered Cell Count[31:24]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Filtered Cell Count – Bytes 2” through “0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 1 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – User Cell Filter # 1” Register (Address = 0xNF53), these register bits will be incremented anytime User Cell Filter # 1 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>This particular register contains the MSB (Most Significant Byte) value for this 32-bit expression.</p> <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 448: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Filtered Cell Count – Byte 2 (Address = 0xNF5D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Filtered Cell Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 1 – Filtered Cell Count[23:16] | RUR | <p>Transmit User Cell Filter # 1 – Filtered Cell Count[23:16]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Filtered Cell Count – Bytes 3, 1 and 0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 1 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 1” Register (Address = 0xNF53), these register bits will be incremented anytime User Cell Filter # 1 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

Table 449: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Filtered Cell Count – Byte 1 (Address = 0xNF5E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Filtered Cell Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 – 0 | Transmit User Cell Filter # 1 – Filtered Cell Count[15:8] | RUR | <p>Transmit User Cell Filter # 1 – Filtered Cell Count[15:8]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Filtered Cell Count – Bytes 3, 2 and 0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 1 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 1” Register (Address = 0xNF53), these register bits will be incremented anytime Transmit User Cell Filter # 1 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 450: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Filtered Cell Count – Byte 0 (Address = 0xNF5F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 1 – Filtered Cell Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 1 – Filtered Cell Count[7:0] | RUR | <p>Transmit User Cell Filter # 1 – Filtered Cell Count[7:0]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 1 – Filtered Cell Count – Bytes 3” through “1” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 1 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 1” Register (Address = 0xNF53), these register bits will be incremented anytime Transmit User Cell Filter # 1 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>This particular register contains the LSB (Least Significant Byte) value for this 32-bit expression.</p> <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

Table 451: Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Filter 2 (Address = 0xNF63)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|--------------------------------------|------------------|---------------------|-------------------------|
| Unused | | | | Transmit User Cell Filter # 2 Enable | Copy Cell Enable | Discard Cell Enable | Filter if Pattern Match |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|---|
| 7 - 4 | Unused | R/O | |
| 3 | Transmit User Cell Filter # 2 Enable | R/W | <p>Transmit User Cell Filter # 2 – Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable Transmit User Cell Filter # 2.</p> <p>If the user enables Transmit User Cell Filter # 2, then Transmit User Cell Filter # 2 will function per the configuration settings in Bits 2 through 0, within this register.</p> <p>If the user disables Transmit User Cell Filter # 2, then Transmit User Cell Filter # 2 then all cells that are applied to the input of Transmit User Cell Filter # 2 will pass through to the output of Transmit User Cell Filter # 2.</p> <p>0 – Disables Transmit User Cell Filter # 2. 1 – Enables Transmit User Cell Filter # 2.</p> |
| 2 | Copy Cell Enable | R/W | <p>Copy Cell Enable – Transmit User Cell Filter # 2:</p> <p>This READ/WRITE bit-field permits the user to either configure Transmit User Cell Filter # 2 (within the Transmit ATM Cell Processor Block) to copy all cells that have header byte patterns that comply with the “user-defined” criteria, per Transmit User Cell Filter # 2, or to NOT copy any of these cells.</p> <p>If the user configures Transmit User Cell Filter # 2 to copy all cells complying with a certain “header-byte” pattern, then a copy (or replicate) of this “compliant” ATM cell will be routed to the Transmit Cell Extraction Buffer.</p> <p>If the user configures Transmit User Cell Filter # 2 to NOT copy all cells complying with a certain “header-byte” pattern, then NO copies (or replicates) of these “compliant” ATM cells will be made nor will any be routed to the Transmit Cell Extraction Buffer.</p> <p>0 – Configures Transmit User Cell Filter # 2 to NOT copy any cells that have header byte patterns which are compliant with the “user-defined” filtering criteria. 1 – Configures Transmit User Cell Filter # 2 to copy any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria, and to route these copies (of cells) to the Transmit Cell Extraction Buffer.</p> <p>Notes: This bit-field is only active if “Transmit User Cell Filter # 2” has been enabled.</p> |
| 1 | Discard Cell Enable | R/W | <p>Discard Cell Enable – Transmit User Cell Filter # 2:</p> <p>This READ/WRITE bit-field permits the user to either</p> |

| | | | |
|---|-------------------------|-----|--|
| | | | <p>configure Transmit User Cell Filter # 2 (within the Transmit ATM Cell Processor Block) to discard all cells that have header byte patterns that comply with the “user-defined” criteria, per Transmit User Cell Filter # 2, or NOT discard any of these cells.</p> <p>If the user configures Transmit User Cell Filter # 2 to NOT discarded any cells that is compliant with a certain “header-byte” pattern, then the cell will be retained for further processing.</p> <p>0 – Configures Transmit User Cell Filter # 2 to NOT discard any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria.</p> <p>1 – Configures Transmit User Cell Filter # 2 to discard any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria.</p> <p>Notes: <i>This bit-field is only active if “Transmit User Cell Filter # 2” has been enabled.</i></p> |
| 0 | Filter if Pattern Match | R/W | <p>Filter if Pattern Match – Transmit User Cell Filter # 2:</p> <p>This READ/WRITE bit-field permits the user to either configure Transmit User Cell Filter # 2 to filter (based upon the configuration settings for Bits 1 and 2, in this register) ATM cells with header bytes that match the “user-defined” header byte patterns, or to filter ATM cells with header bytes that do NOT match the “user-defined” header byte patterns.</p> <p>0 – Configures Transmit User Cell Filter # 2 to filter user cells that do NOT match the header byte patterns (as defined in the “ registers).</p> <p>1 – Configures Transmit User Cell Filter # 2 to filter user cells that do match the header byte patterns (as defined in the “ registers).</p> <p>Notes: <i>This bit-field is only active if “Transmit User Cell Filter # 2” has been enabled.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 452: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 1 (Address = 0xNF64)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Pattern Register – Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 2 – Pattern Register – Header Byte 1 | R/W | <p>Transmit User Cell Filter # 2 – Pattern Register – Header Byte 1:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 2) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Header Byte 1” permits the user to define the User Cell Filtering criteria for “Octet # 1” of the incoming User Cell. The user will write the header byte pattern (for Octet 1) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Header Byte 1” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 453: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 2 (Address = 0XNF65)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Pattern Register – Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 2 – Pattern Register – Header Byte 2 | R/W | <p>Transmit User Cell Filter # 2 – Pattern Register – Header Byte 2:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 2) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Header Byte 2” permits the user to define the User Cell Filtering criteria for “Octet # 2” of the incoming User Cell. The user will write the header byte pattern (for Octet 2) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Header Byte 2” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 454: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 3 (Address = 0xNF66)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Pattern Register – Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 2 – Pattern Register – Header Byte 3 | R/W | <p>Transmit User Cell Filter # 2 – Pattern Register – Header Byte 3:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 2) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Header Byte 3” permits the user to define the User Cell Filtering criteria for “Octet # 3” of the incoming User Cell. The user will write the header byte pattern (for Octet 3) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Header Byte 3” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 455: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 4 (Address = 0xNF67)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Pattern Register – Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 2 – Pattern Register – Header Byte 4 | R/W | <p>Transmit User Cell Filter # 2 – Pattern Register – Header Byte 4:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 2) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Header Byte 4” permits the user to define the User Cell Filtering criteria for “Octet # 4” of the incoming User Cell. The user will write the header byte pattern (for Octet 4) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Header Byte 4” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

Table 456: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Byte 1 (Address = 0xNF68)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Check Register – Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 2 – Check Register – Header Byte 1 | R/W | <p>Transmit User Cell Filter # 2 – Check Register – Header Byte 1:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 2) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 1” permits the user to define the User Cell Filtering criteria for “Octet # 1” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 1” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 1” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 1” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 1”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 1” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 1” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 1”).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 457: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Byte 2 (Address = 0xNF69)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Check Register – Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 2 – Check Register – Header Byte 2 | R/W | <p>Transmit User Cell Filter # 2 – Check Register – Header Byte 2:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 2) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 2” permits the user to define the User Cell Filtering criteria for “Octet # 2” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 2” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 2” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 2” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 2”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 2” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 2” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 2”).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 458: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Byte 3 (Address = 0xNF6A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Check Register – Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 2 – Check Register – Header Byte 3 | R/W | <p>Transmit User Cell Filter # 2 – Check Register – Header Byte 3:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 2) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 3” permits the user to define the User Cell Filtering criteria for “Octet # 3” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 3” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 3” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 3” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 3”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 3” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 3” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 3”).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 459: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Register – Byte 4 (Address = 0xNF6B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Check Register – Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 2 – Check Register – Header Byte 4 | R/W | <p>Transmit User Cell Filter # 2 – Check Register – Header Byte 4:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 2) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 4” permits the user to define the User Cell Filtering criteria for “Octet # 4” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 4” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 4” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 4” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 4”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 4” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 4” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Pattern Register – Header Byte 4”).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 460: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Filtered Cell Count – Byte 3 (Address = 0xNF6C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Filtered Cell Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 2 – Filtered Cell Count[31:24] | RUR | <p>Transmit User Cell Filter # 2 – Filtered Cell Count[31:24]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Filtered Cell Count – Bytes 2” through “0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 2 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – User Cell Filter # 2” Register (Address = 0xNF63), these register bits will be incremented anytime User Cell Filter # 2 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>This particular register contains the MSB (Most Significant Byte) value for this 32-bit expression.</p> <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 461: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Filtered Cell Count – Byte 2 (Address = 0xNF6D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Filtered Cell Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 2 – Filtered Cell Count[23:16] | RUR | <p>Transmit User Cell Filter # 2 – Filtered Cell Count[23:16]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Filtered Cell Count – Bytes 3, 1 and 0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 2 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 2” Register (Address = 0xNF63), these register bits will be incremented anytime User Cell Filter # 2 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 462: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Filtered Cell Count – Byte 1 (Address = 0xNF6E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Filtered Cell Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 – 0 | Transmit User Cell Filter # 2 – Filtered Cell Count[15:8] | RUR | <p>Transmit User Cell Filter # 2 – Filtered Cell Count[15:8]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Filtered Cell Count – Bytes 3, 2 and 0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 2 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 2” Register (Address = 0xNF63), these register bits will be incremented anytime Transmit User Cell Filter # 2 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 463: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Filtered Cell Count – Byte 0 (Address = 0xNF6F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 2 – Filtered Cell Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 2 – Filtered Cell Count[7:0] | RUR | <p>Transmit User Cell Filter # 2 – Filtered Cell Count[7:0]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 2 – Filtered Cell Count – Bytes 3” through “1” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 2 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 2” Register (Address = 0xNF63), these register bits will be incremented anytime Transmit User Cell Filter # 2 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>This particular register contains the LSB (Least Significant Byte) value for this 32-bit expression.</p> <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

Table 464: Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Filter 3 (Address = 0xNF63)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|--------------------------------------|------------------|---------------------|-------------------------|
| Unused | | | | Transmit User Cell Filter # 3 Enable | Copy Cell Enable | Discard Cell Enable | Filter if Pattern Match |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|---|
| 7 - 4 | Unused | R/O | |
| 3 | Transmit User Cell Filter # 3 Enable | R/W | <p>Transmit User Cell Filter # 3 – Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable Transmit User Cell Filter # 3.</p> <p>If the user enables Transmit User Cell Filter # 3, then Transmit User Cell Filter # 3 will function per the configuration settings in Bits 2 through 0, within this register.</p> <p>If the user disables Transmit User Cell Filter # 3, then Transmit User Cell Filter # 3 then all cells that are applied to the input of Transmit User Cell Filter # 3 will pass through to the output of Transmit User Cell Filter # 3.</p> <p>0 – Disables Transmit User Cell Filter # 3. 1 – Enables Transmit User Cell Filter # 3.</p> |
| 2 | Copy Cell Enable | R/W | <p>Copy Cell Enable – Transmit User Cell Filter # 3:</p> <p>This READ/WRITE bit-field permits the user to either configure Transmit User Cell Filter # 3 (within the Transmit ATM Cell Processor Block) to copy all cells that have header byte patterns that comply with the “user-defined” criteria, per Transmit User Cell Filter # 3, or to NOT copy any of these cells.</p> <p>If the user configures Transmit User Cell Filter # 3 to copy all cells complying with a certain “header-byte” pattern, then a copy (or replicate) of this “compliant” ATM cell will be routed to the Transmit Cell Extraction Buffer.</p> <p>If the user configures Transmit User Cell Filter # 3 to NOT copy all cells complying with a certain “header-byte” pattern, then NO copies (or replicates) of these “compliant” ATM cells will be made nor will any be routed to the Transmit Cell Extraction Buffer.</p> <p>0 – Configures Transmit User Cell Filter # 3 to NOT copy any cells that have header byte patterns which are compliant with the “user-defined” filtering criteria. 1 – Configures Transmit User Cell Filter # 3 to copy any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria, and to route these copies (of cells) to the Transmit Cell Extraction Buffer.</p> <p>Notes: This bit-field is only active if “Transmit User Cell Filter # 3” has been enabled.</p> |
| 1 | Discard Cell Enable | R/W | <p>Discard Cell Enable – Transmit User Cell Filter # 3:</p> <p>This READ/WRITE bit-field permits the user to either</p> |

| | | | |
|---|-------------------------|-----|--|
| | | | <p>configure Transmit User Cell Filter # 3 (within the Transmit ATM Cell Processor Block) to discard all cells that have header byte patterns that comply with the “user-defined” criteria, per Transmit User Cell Filter # 3, or NOT discard any of these cells.</p> <p>If the user configures Transmit User Cell Filter # 3 to NOT discarded any cells that is compliant with a certain “header-byte” pattern, then the cell will be retained for further processing.</p> <p>0 – Configures Transmit User Cell Filter # 3 to NOT discard any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria.</p> <p>1 – Configures Transmit User Cell Filter # 3 to discard any cells that have header byte patterns that are compliant with the “user-defined” filtering criteria.</p> <p>Notes: <i>This bit-field is only active if “Transmit User Cell Filter # 3” has been enabled.</i></p> |
| 0 | Filter if Pattern Match | R/W | <p>Filter if Pattern Match – Transmit User Cell Filter # 3:</p> <p>This READ/WRITE bit-field permits the user to either configure Transmit User Cell Filter # 3 to filter (based upon the configuration settings for Bits 1 and 2, in this register) ATM cells with header bytes that match the “user-defined” header byte patterns, or to filter ATM cells with header bytes that do NOT match the “user-defined” header byte patterns.</p> <p>0 – Configures Transmit User Cell Filter # 3 to filter user cells that do NOT match the header byte patterns (as defined in the “ “ registers).</p> <p>1 – Configures Transmit User Cell Filter # 3 to filter user cells that do match the header byte patterns (as defined in the “ “ registers).</p> <p>Notes: <i>This bit-field is only active if “Transmit User Cell Filter # 3” has been enabled.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 465: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 1 (Address = 0xNF64)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Pattern Register – Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 3 – Pattern Register – Header Byte 1 | R/W | <p>Transmit User Cell Filter # 3 – Pattern Register – Header Byte 1:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 3) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Header Byte 1” permits the user to define the User Cell Filtering criteria for “Octet # 1” of the incoming User Cell. The user will write the header byte pattern (for Octet 1) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Header Byte 1” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 466: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 2 (Address = 0xNF65)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Pattern Register – Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 3 – Pattern Register – Header Byte 2 | R/W | <p>Transmit User Cell Filter # 3 – Pattern Register – Header Byte 2:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 3) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Header Byte 2” permits the user to define the User Cell Filtering criteria for “Octet # 2” of the incoming User Cell. The user will write the header byte pattern (for Octet 2) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Header Byte 2” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 467: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 3 (Address = 0xNF66)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Pattern Register – Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 3 – Pattern Register – Header Byte 3 | R/W | <p>Transmit User Cell Filter # 3 – Pattern Register – Header Byte 3:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 3) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Header Byte 3” permits the user to define the User Cell Filtering criteria for “Octet # 3” of the incoming User Cell. The user will write the header byte pattern (for Octet 3) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Header Byte 3” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

Table 468: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 4 (Address = 0xNF67)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Pattern Register – Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 3 – Pattern Register – Header Byte 4 | R/W | <p>Transmit User Cell Filter # 3 – Pattern Register – Header Byte 4:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 3) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Header Byte 4” permits the user to define the User Cell Filtering criteria for “Octet # 4” of the incoming User Cell. The user will write the header byte pattern (for Octet 4) that he/she wishes to use as part of the “User Cell Filtering” criteria, into this register. The user will also write in a value into the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Header Byte 4” that indicates which bits within the first octet of the incoming cells are to be compared with the contents of this register.</p> |

Table 469: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Byte 1 (Address = 0xNF68)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Check Register – Byte 1 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 3 – Check Register – Header Byte 1 | R/W | <p>Transmit User Cell Filter # 3 – Check Register – Header Byte 1:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 3) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 1” permits the user to define the User Cell Filtering criteria for “Octet # 1” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 1” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 1” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 1” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 1”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 1” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 1” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 1”).</p> |

Table 470: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Byte 2 (Address = 0xNF69)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Check Register – Byte 2 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 3 – Check Register – Header Byte 2 | R/W | <p>Transmit User Cell Filter # 3 – Check Register – Header Byte 2:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 3) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 2” permits the user to define the User Cell Filtering criteria for “Octet # 2” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 2” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 2” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 2” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 2”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 2” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 2” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 2”).</p> |

Table 471: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Byte 3 (Address = 0xNF6A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Check Register – Byte 3 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 3 – Check Register – Header Byte 3 | R/W | <p>Transmit User Cell Filter # 3 – Check Register – Header Byte 3:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 3) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 3” permits the user to define the User Cell Filtering criteria for “Octet # 3” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 3” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 3” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 3” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 3”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 3” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 3” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 3”).</p> |

Table 472: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Register – Byte 4 (Address = 0xNF6B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Check Register – Byte 4 [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 3 – Check Register – Header Byte 4 | R/W | <p>Transmit User Cell Filter # 3 – Check Register – Header Byte 4:</p> <p>The User Cell filtering criteria (for Transmit User Cell Filter # 3) is defined based upon the contents of 9 read/write registers. These registers are the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Registers”, the four “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Check Registers” and the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 Control Register.</p> <p>This READ/WRITE register, along with the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 4” permits the user to define the User Cell Filtering criteria for “Octet # 4” within the incoming User Cell. More specifically, these READ/WRITE register bits permit the user to specify which bit(s) in “Octet 4” of the incoming user cell (in the Transmit ATM Cell Processor Block) are to be checked against the corresponding bit-fields within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 4” by the User Cell Filter, when determine whether to “filter” a given User Cell.</p> <p>Writing a “1” to a particular bit-field in this register, forces the Transmit User Cell Filter to check and compare the corresponding bit in “Octet # 4” (of the incoming user cell) with the corresponding bit in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 4”.</p> <p>Writing a “0” to a particular bit-field in this register causes the Transmit User Cell Filter to treat the corresponding bit within “Octet # 4” (in the incoming user cell) as a “don’t care” (e.g., to forgo the comparison between the corresponding bit in “Octet # 4” of the incoming user cell with the corresponding bit-field in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Pattern Register – Header Byte 4”).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 473: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Filtered Cell Count – Byte 3 (Address = 0xNF6C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Filtered Cell Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 0 | Transmit User Cell Filter # 3 – Filtered Cell Count[31:24] | RUR | <p>Transmit User Cell Filter # 3 – Filtered Cell Count[31:24]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Filtered Cell Count – Bytes 2” through “0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 3 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – User Cell Filter # 3” Register (Address = 0xNF63), these register bits will be incremented anytime User Cell Filter # 3 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>This particular register contains the MSB (Most Significant Byte) value for this 32-bit expression.</p> <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 474: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Filtered Cell Count – Byte 2 (Address = 0xNF6D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Filtered Cell Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 3 – Filtered Cell Count[23:16] | RUR | <p>Transmit User Cell Filter # 3 – Filtered Cell Count[23:16]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Filtered Cell Count – Bytes 3, 1 and 0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 3 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 3” Register (Address = 0xNF63), these register bits will be incremented anytime User Cell Filter # 3 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

Table 475: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Filtered Cell Count – Byte 1 (Address = 0xNF6E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Filtered Cell Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 – 0 | Transmit User Cell Filter # 3 – Filtered Cell Count[15:8] | RUR | <p>Transmit User Cell Filter # 3 – Filtered Cell Count[15:8]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Filtered Cell Count – Bytes 3, 2 and 0” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 3 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 3” Register (Address = 0xNF63), these register bits will be incremented anytime Transmit User Cell Filter # 3 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 476: Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Filtered Cell Count – Byte 0 (Address = 0xNF6F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| Transmit User Cell Filter # 3 – Filtered Cell Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 0 | Transmit User Cell Filter # 3 – Filtered Cell Count[7:0] | RUR | <p>Transmit User Cell Filter # 3 – Filtered Cell Count[7:0]:</p> <p>These RESET-upon-READ bit-fields, along with that in the “Transmit ATM Cell Processor Block – Transmit User Cell Filter # 3 – Filtered Cell Count – Bytes 3” through “1” register contain a 32-bit expression for the number of User Cells that have been filtered by Transmit User Cell Filter # 3 since the last read of this register.</p> <p>Depending upon the configuration settings within the “Transmit ATM Cell Processor Block – Transmit User Cell Filter Control – Transmit User Cell Filter # 3” Register (Address = 0xNF63), these register bits will be incremented anytime Transmit User Cell Filter # 3 performs any of the following functions.</p> <ul style="list-style-type: none"> • Discards an incoming “User Cell”. • Copies (or Replicates) an incoming “User Cell” and routes the “copy” to the Transmit Cell Extraction Buffer. • Both the above actions. <p>This particular register contains the LSB (Least Significant Byte) value for this 32-bit expression.</p> <p>Notes: <i>If the number of “filtered cells” reaches the value “0xFFFFFFFF” then these registers will saturate to and remain at this value (e.g., it will not overflow to “0x00000000”).</i></p> |


1.11 RECEIVE STS-1 TOH AND POH PROCESSOR BLOCK

The register map for the Receive STS-1 TOH and POH Processor Block is presented in the Table below. Additionally, a detailed description of each of the “Receive STS-1 TOH and POH Processor” block registers is presented below.

In order to provide some orientation for the reader, an illustration of the Functional Block Diagram for the XRT94L33 device, with the “Receive STS-1 TOH and POH Processor Blocks “highlighted” is presented below in

Figure 10

Figure 12: Illustration of the Functional Block Diagram of the XRT94L33 device, with the Receive STS-1 TOH and POH Processor Blocks “High-lighted”.



3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

1.11.1 RECEIVE STS-1 TOH AND POH PROCESSOR BLOCK REGISTER

Table 477: Receive STS-1 TOH and POH Processor Block Control Register Address Map

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x00 – 0x02 | 0xN000 – 0xN102 | Reserved | 0x00 |
| 0x03 | 0xN103 | Receive STS-1 Transport Control Register – Byte 0 | 0x00 |
| 0x04, 0x05 | 0xN104 – 0xN105 | Reserved | 0x00 |
| 0x06 | 0xN106 | Receive STS-1 Transport Status Register – Byte 1 | 0x00 |
| 0x07 | 0xN107 | Receive STS-1 Transport Status Register – Byte 0 | 0x02 |
| 0x08 | 0xN108 | Reserved | 0x00 |
| 0x09 | 0xN109 | Receive STS-1 Transport Interrupt Status Register – Byte 2 | 0x00 |
| 0x0A | 0xN10A | Receive STS-1 Transport Interrupt Status Register – Byte 1 | 0x00 |
| 0x0B | 0xN10B | Receive STS-1 Transport Interrupt Status Register – Byte 0 | 0x00 |
| 0x0C | 0xN10C | Reserved | 0x00 |
| 0x0D | 0xN10D | Receive STS-1 Transport Interrupt Enable Register – Byte 2 | 0x00 |
| 0x0E | 0xN10E | Receive STS-1 Transport Interrupt Enable Register – Byte 1 | 0x00 |
| 0x0F | 0xN10F | Receive STS-1 Transport Interrupt Enable Register – Byte 0 | 0x00 |
| 0x10 | 0xN110 | Receive STS-1 Transport B1 Byte Error Count – Byte 3 | 0x00 |
| 0x11 | 0xN111 | Receive STS-1 Transport B1 Byte Error Count – Byte 2 | 0x00 |
| 0x12 | 0xN112 | Receive STS-1 Transport B1 Byte Error Count – Byte 1 | 0x00 |
| 0x13 | 0xN113 | Receive STS-1 Transport B1 Byte Error Count – Byte 0 | 0x00 |
| 0x14 | 0xN114 | Receive STS-1 Transport B2 Byte Error Count – Byte 3 | 0x00 |
| 0x15 | 0xN115 | Receive STS-1 Transport B2 Byte Error Count – Byte 2 | 0x00 |
| 0x16 | 0xN116 | Receive STS-1 Transport B2 Byte Error Count – Byte 1 | 0x00 |
| 0x17 | 0xN117 | Receive STS-1 Transport B2 Byte Error Count – Byte 0 | 0x00 |
| 0x18 | 0xN118 | Receive STS-1 Transport REI-L Error Count – Byte 3 | 0x00 |
| 0x19 | 0xN119 | Receive STS-1 Transport REI-L Error Count – Byte 2 | 0x00 |
| 0x1A | 0xN11A | Receive STS-1 Transport REI-L Error Count – Byte 1 | 0x00 |
| 0x1B | 0xN11B | Receive STS-1 Transport REI-L Error Count – Byte 0 | 0x00 |
| 0x1C | 0xN11C | Reserved | 0x00 |
| 0x1D, 0x1E | 0xN11D – 0xN11E | Reserved | 0x00 |
| 0x1F | 0xN11F | Receive STS-1 Transport – Received K1 Byte Value Register | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x20 – 0x22 | 0xN120 – 0xN122 | Reserved | 0x00 |
| 0x23 | 0xN123 | Receive STS-1 Transport – Received K2 Byte Value Register | 0x00 |
| 0x24 – 0x26 | 0xN124 – 0xN126 | Reserved | 0x00 |
| 0x27 | 0xN127 | Receive STS-1 Transport – Received S1 Byte Value Register | 0x00 |
| 0x28 – 0x2D | 0xN128 – 0xN12D | Reserved | 0x00 |
| 0x2E | 0xN12E | Receive STS-1 Transport – LOS Threshold Value – MSB | 0xFF |
| 0x2F | 0xN12F | Receive STS-1 Transport – LOS Threshold Value – LSB | 0xFF |
| 0x30 | 0xN130 | Reserved | 0x00 |
| 0x31 | 0xN131 | Receive STS-1 Transport – Receive SF Set Monitor Interval – Byte 2 | 0x00 |
| 0x32 | 0xN132 | Receive STS-1 Transport – Receive SF Set Monitor Interval – Byte 1 | 0x00 |
| 0x33 | 0xN133 | Receive STS-1 Transport – Receive SF Set Monitor Interval – Byte 0 | 0x00 |
| 0x34, 0x35 | 0xN134, 0xN135 | Reserved | 0x00 |
| 0x36 | 0xN136 | Receive STS-1 Transport – Receive SF Set Threshold – Byte 1 | 0x00 |
| 0x37 | 0xN137 | Receive STS-1 Transport – Receive SF Set Threshold – Byte 0 | 0x00 |
| 0x38, 0x39 | 0xN138 – 0xN139 | Reserved | 0x00 |
| 0x3A | 0xN13A | Receive STS-1 Transport – Receive SF Clear Threshold – Byte 1 | 0x00 |
| 0x3B | 0xN13B | Receive STS-1 Transport – Receive SF Clear Threshold – Byte 0 | 0x00 |
| 0x3C | 0xN13C | Reserved | 0x00 |
| 0x3D | 0xN13D | Receive STS-1 Transport – Receive SD Set Monitor Interval – Byte 2 | 0x00 |
| 0x3E | 0xN13E | Receive STS-1 Transport – Receive SD Set Monitor Interval – Byte 1 | 0x00 |
| 0x3F | 0xN13F | Receive STS-1 Transport – Receive SD Set Monitor Interval – Byte 0 | 0x00 |
| 0x40, 0x41 | 0xN140 – 0xN141 | Reserved | 0x00 |
| 0x42 | 0xN142 | Receive STS-1 Transport – Receive SD Set Threshold – Byte 1 | 0x00 |
| 0x43 | 0xN143 | Receive STS-1 Transport – Receive SD Set Threshold – Byte 0 | 0x00 |
| 0x44, 0x45 | 0xN144, 0xN145 | Reserved | 0x00 |
| 0x46 | 0xN146 | Receive STS-1 Transport – Receive SD Clear Threshold – Byte 1 | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x47 | 0xN147 | Receive STS-1 Transport – Receive SD Clear Threshold – Byte 0 | 0x00 |
| 0x48 – 0x4A | 0xN14B – 0xN14A | Reserved | 0x00 |
| 0x4B | 0xN14B | Receive STS-1 Transport – Force SEF Condition | 0x00 |
| 0x4C – 0x4E | 0xN14C – 0xN14E | Reserved | 0x00 |
| 0x4F | 0xN14F | Receive STS-1 Transport – Receive J0 Byte Trace Buffer Control Register | 0x00 |
| 0x50 – 0x51 | 0xN150 – 0xN151 | Reserved | |
| 0x52 | 0xN152 | Receive STS-1 Transport – Receive SD Burst Error Count Tolerance – Byte 1 | 0x00 |
| 0x53 | 0xN153 | Receive STS-1 Transport – Receive SD Burst Error Count Tolerance – Byte 0 | 0x00 |
| 0x54, 0x55 | 0xN154, 0xN155 | Reserved | 0x00 |
| 0x56 | 0xN156 | Receive STS-1 Transport – Receive SF Burst Error Count Tolerance – Byte 1 | 0x00 |
| 0x57 | 0xN157 | Receive STS-1 Transport – Receive SF Burst Error Count Tolerance – Byte 0 | 0x00 |
| 0x58 | 0xN158 | Reserved | 0x00 |
| 0x59 | 0xN159 | Receive STS-1 Transport – Receive SD Clear Monitor Interval – Byte 2 | 0x00 |
| 0x5A | 0xN15A | Receive STS-1 Transport – Receive SD Clear Monitor Interval – Byte 1 | 0x00 |
| 0x5B | 0xN15B | Receive STS-1 Transport – Receive SD Clear Monitor Interval – Byte 0 | 0x00 |
| 0x5C | 0xN15C | Reserved | 0x00 |
| 0x5D | 0xN15D | Receive STS-1 Transport – Receive SF Clear Monitor Interval – Byte 2 | 0x00 |
| 0x5E | 0xN15E | Receive STS-1 Transport – Receive SF Clear Monitor Interval – Byte 1 | 0x00 |
| 0x5F | 0xN15F | Receive STS-1 Transport – Receive SF Clear Monitor Interval – Byte 0 | 0x00 |
| 0x60 – 0x62 | 0xN160 – 0xN162 | Reserved | 0x00 |
| 0x63 | 0xN163 | Receive STS-1 Transport – Auto AIS Control Register | 0x00 |
| 0x64 – 0x6A | 0xN164 – 0xN16A | Reserved | 0x00 |
| 0x6B | 0xN16B | Receive STS-1 Transport – Auto AIS (in Downstream STS-1s) Control Register | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|---|----------------|
| 0x6C – 0x82 | 0xN16C – 0xN182 | Reserved | 0x00 |
| 0x83 | 0xN183 | Receive STS-1 Path – Control Register – Byte 2 | 0x00 |
| 0x84, 0x85 | 0xN184 - 0xN185 | Reserved | 0x00 |
| 0x86 | 0xN186 | Receive STS-1 Path – Control Register – Byte 1 | |
| 0x87 | 0xN187 | Receive STS-1 Path – Status Register – Byte 0 | 0x00 |
| 0x88 | 0xN188 | Reserved | 0x00 |
| 0x89 | 0xN189 | Receive STS-1 Path – Interrupt Status Register – Byte 2 | 0x00 |
| 0x8A | 0xN18A | Receive STS-1 Path – Interrupt Status Register – Byte 1 | 0x00 |
| 0x8B | 0xN18B | Receive STS-1 Path – Interrupt Status Register – Byte 0 | 0x00 |
| 0x8C | 0xN18C | Reserved | 0x00 |
| 0x8D | 0xN18D | Receive STS-1 Path – Interrupt Enable Register – Byte 2 | 0x00 |
| 0x8E | 0xN18E | Receive STS-1 Path – Interrupt Enable Register – Byte 1 | 0x00 |
| 0x8F | 0xN18F | Receive STS-1 Path – Interrupt Enable Register – Byte 0 | 0x00 |
| 0x90 – 0x92 | 0xN190 – 0xN192 | Reserved | 0x00 |
| 0x93 | 0xN193 | Receive STS-1 Path – SONET Receive RDI-P Register | 0x00 |
| 0x94, 0x95 | 0xN194, 0xN195 | Reserved | 0x00 |
| 0x96 | 0xN196 | Receive STS-1 Path – Received Path Label Value (C2 Byte) Register | 0x00 |
| 0x97 | 0xN197 | Receive STS-1 Path – Expected Path Label Value (C2 Byte) Register | 0x00 |
| 0x98 | 0xN198 | Receive STS-1 Path – B3 Error Count Register – Byte 3 | 0x00 |
| 0x99 | 0xN199 | Receive STS-1 Path – B3 Error Count Register – Byte 2 | 0x00 |
| 0x9A | 0xN19A | Receive STS-1 Path – B3 Error Count Register – Byte 1 | 0x00 |
| 0x9B | 0xN19B | Receive STS-1 Path – B3 Error Count Register – Byte 0 | 0x00 |
| 0x9C | 0xN19C | Receive STS-1 Path – REI-P Error Count Register – Byte 3 | 0x00 |
| 0x9D | 0xN19D | Receive STS-1 Path – REI-P Error Count Register – Byte 2 | 0x00 |
| 0x9E | 0xN19E | Receive STS-1 Path – REI-P Error Count Register – Byte 1 | 0x00 |
| 0x9F | 0xN19F | Receive STS-1 Path – REI-P Error Count Register – Byte 0 | 0x00 |
| 0xA0 – 0xA5 | 0xN1A0 – 0xN1A5 | Reserved | 0x00 |
| 0xA6 | 0xN1A6 | Receive STS-1 Path – Pointer Value Register – Byte 1 | 0x00 |
| 0xA7 | 0xN1A7 | Receive STS-1 Path – Pointer Value Register – Byte 0 | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|---|----------------|
| 0xA8 – 0xBA | 0xN1A8 – 0xN1BA | Reserved | 0x00 |
| 0xBB | 0xN1BB | Receive STS-1 Path – AUTO AIS Control Register | 0x00 |
| 0xBC – 0xBE | 0xN1BC – 0xN1BE | Reserved | 0x00 |
| 0xBF | 0xN1BF | Receive STS-1 Path – Serial Port Control Register | 0x00 |
| 0xC0 – 0xC2 | 0xN1C0 – 0xN1C2 | Reserved | 0x00 |
| 0xC3 | 0xN1C3 | Receive STS-1 Path – SONET Receive Auto Alarm Register – Byte 0 | 0x00 |
| 0xC4 – 0xD2 | 0xN1C4 – 0xN1D2 | Reserved | |
| 0xD3 | 0xN1D3 | Receive STS-1 Path – Receive J1 Byte Capture Register | 0x00 |
| 0xC4-0xC6 | 0xN1C4 – 0xN1C6 | Reserved | 0x00 |
| 0xD7 | 0xN1D7 | Receive STS-1 Path – Receive B3 Byte Capture Register | 0x00 |
| 0xD8 – 0xDA | 0xN1D8 – 0xN1DA | Reserved | 0x00 |
| 0xDB | 0xN1DB | Receive STS-1 Path – Receive C2 Byte Capture Register | 0x00 |
| 0xDC – 0xDE | 0xN1DC – 0xN1DE | Reserved | 0x00 |
| 0xDF | 0xN1DF | Receive STS-1 Path – Receive G1 Byte Capture Register | 0x00 |
| 0xE0 – 0xE2 | 0xN1E0 – 0xN1E2 | Reserved | 0x00 |
| 0xE3 | 0xN1E3 | Receive STS-1 Path – Receive F2 Byte Capture Register | 0x00 |
| 0xE4 – 0xE6 | 0xN1E4 – 0xN1E6 | Reserved | 0x00 |
| 0xE7 | 0xN1E7 | Receive STS-1 Path – Receive H4 Byte Capture Register | 0x00 |
| 0xE8 – 0xEA | 0xN1E8 – 0xN1EA | Reserved | 0x00 |
| 0xEB | 0xN1EB | Receive STS-1 Path – Receive Z3 Byte Capture Register | 0x00 |
| 0xEC – 0xEE | 0xN1EC – 0xN1EE | Reserved | 0x00 |
| 0xEF | 0xN1EF | Receive STS-1 Path – Receive Z4 (K3) Byte Capture Register | 0x00 |
| 0xF0 – 0xF2 | 0xN1F0 – 0xN1F2 | Reserved | 0x00 |
| 0xF3 | 0xN1F3 | Receive STS-1 Path – Receive Z5 Byte Capture Register | 0x00 |
| 0xF6 – 0xFF | 0xN1F6 – 0xN1FF | Reserved | 0x00 |

1.11.2 RECEIVE STS-1 TOH AND POH PROCESSOR BLOCK REGISTER DESCRIPTION

Table 478: Receive STS-1 Transport Control Register – Byte 0 (Address Location = 0xN103)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|------------------|------------------|--------------------|--------|------------------|---------------|---------------|
| Unused | SF Detect Enable | SD Detect Enable | Descramble Disable | Unused | REI-L Error Type | B2 Error Type | B1 Error Type |
| R/O | R/W | R/W | R/W | R/O | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|---|
| 7 | Unused | R/O | |
| 6 | SF Detect Enable | R/W | <p>Signal Failure (SF) Detect Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable SF Detection by the Receive STS-1 TOH Processor block.</p> <p>0 – SF Detection is disabled.</p> <p>1 – SF Detection is enabled:</p> |
| 5 | SD Detect Enable | R/W | <p>Signal Degrade (SD) Detect Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable SD Detection by the Receive STS-1 TOH Processor block.</p> <p>0 – SD Detection is disabled.</p> <p>1 – SD Detection is enabled.</p> |
| 4 | Descramble Disable | R/W | <p>De-Scramble Disable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable de-scrambling by the Receive STS-1 TOH Processor block, associated with channel N.</p> <p>0 – De-Scrambling is enabled.</p> <p>1 – De-Scrambling is disabled.</p> |
| 3 | Unused | R/O | |
| 2 | REI-L Error Type | R/W | <p>REI-L Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Receive Transport REI-L Error Count” register is incremented.</p> <p>0 – Configures the Receive STS-1 TOH Processor block to count REI-L Bit Errors.</p> <p>In this case the “Receive Transport REI-L Error Count” register will be incremented by the value of the lower nibble within the M0/M1 byte.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to count REI-L Frame Errors.</p> <p>In this case the “Receive Transport REI-L Error Count” register will be incremented each time the Receive STS-1 TOH Processor block receives a “non-zero” M0/M1 byte.</p> |
| 1 | B2 Error Type | R/W | <p>B2 Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Receive</p> |

| | | | |
|---|---------------|-----|--|
| | | | <p>Transport B2 Error Count” register is incremented.</p> <p>0 – Configures the Receive STS-1 TOH Processor block to count B2 bit errors.</p> <p>In this case, the “Receive Transport B2 Error Count” register will be incremented by the number of bits, within the B2 value, that is in error.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to count B2 frame errors.</p> <p>In this case, the “Receive Transport B2 Error Count” register will be incremented by the number of erred STS-1 frames.</p> |
| 0 | B1 Error Type | R/W | <p>B1 Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Receive Transport B1 Error Count” register is incremented.</p> <p>0 – Configures the Receive STS-1 TOH Processor block to count B1 bit errors.</p> <p>In this case, the “Receive Transport B1 Error Count” register will be incremented by the number of bits, within the B1 value, that is in error.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to count B2 bit errors.</p> <p>In this case, the “Receive Transport B1 Error Count” register will be incremented by the number of erred STS-1 frames.</p> |

Table 479: Receive STS-1 Transport Status Register – Byte 1 (Address Location= 0xN106)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|---------------------|---------------------|----------------|
| Unused | | | | | J0 Message Mismatch | J0 Message Unstable | AIS_L Detected |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------|------|---|
| 7 – 3 | Unused | R/O | |
| 2 | J0 Message Mismatch | R/O | <p>J0 – Section Trace Mismatch Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring the Section Trace Mismatch condition. The Receive STS-1 TOH Processor block will declare a J0 (Section Trace) Mismatch condition, whenever it accepts a J0 Message that differs from the “Expected J0 Message”.</p> <p>0 – Section Trace Mismatch Condition is NOT declared. 1 – Section Trace Mismatch Condition is currently declared.</p> |
| 1 | J0 Message Unstable | R/O | <p>J0 – Section Trace Unstable Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring the Section Trace Instability condition. The Receive STS-1 TOH Processor block will declare a J0 (Section Trace) Unstable condition, whenever the “J0 Unstable” counter reaches the value 8. The “J0 Unstable” counter will be incremented for each time that it receives a J0 message that differs from the “Expected J0 Message”. The “J0 Unstable” counter is cleared to “0” whenever the Receive STS-3 TOH Processor block has received a given J0 Message 3 (or 5) consecutive times.</p> <p>Note: Receiving a given J0 Message 3 (or 5) consecutive times also sets this bit-field to “0”.</p> <p>0 – Section Trace Instability condition is NOT declared. 1 – Section Trace Instability condition is currently declared.</p> |
| 0 | AIS_L Detected | R/O | <p>AIS-L State:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently detecting an AIS-L (Line AIS) pattern in the incoming STS-1 data stream. AIS-L is declared if bits 6, 7 and 8 (e.g., the Least Significant Bits, within the K2 byte) value the value “1, 1, 1” for five consecutive STS-1 frames.</p> <p>0 – AIS-L is NOT currently declared. 1 – AIS-L is currently being declared.</p> |

Table 480: Receive STS-1 Transport Status Register – Byte 0 (Address Location = 0xN107)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------|-------------|--------------|-------------|-------------|---------------------|---------------------|---------------------|
| RDI-L Declared | S1 Unstable | APS Unstable | SF Detected | SD Detected | LOF Defect Detected | SEF Defect Declared | LOS Defect Declared |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------|------|---|
| 7 | RDI-L Declared | R/O | <p>RDI-L Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is detecting a Line-Remote Defect Indicator, in the incoming STS-1 signal. RDI-L is declared when bits 6, 7 and 8 (e.g., the three least significant bits) of the K2 byte contains the “1, 1, 0” pattern in 5 consecutive STS-1 frames.</p> <p>0 – RDI-L is NOT being declared. 1 – RDI-L is currently being declared.</p> |
| 6 | S1 Unstable | R/O | <p>S1 Unstable Condition:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring the “S1 Byte Instability” condition. The Receive STS-1 TOH Processor block will declare an “S1 Byte Instability” condition whenever the “S1 Byte Unstable Counter” reaches the value 32. The “S1 Byte Unstable Counter” is incremented for each time that the Receive STS-1 TOH Processor block receives an S1 byte that differs from the previously received S1 byte. The “S1 Byte Unstable Counter” is cleared to “0” when the same S1 byte is received for 8 consecutive STS-1 frames.</p> <p>Note: Receiving a given S1 byte, in 8 consecutive STS-1 frames also sets this bit-field to “0”.</p> <p>0 – S1 Instability Condition is NOT declared. 1 – S1 Instability Condition is currently declared.</p> |
| 5 | APS Unstable | R/O | <p>APS (K1, K2 Byte) Instability:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring the “K1, K2 Byte Unstable” condition. The Receive STS-1 TOH Processor block will declare a “K1, K2 Byte Unstable” condition whenever the Receive STS-1 TOH Processor block fails to receive the same set of K1, K2 bytes, in 12 consecutive STS-1 frames. The “K1, K2 Byte Instability” condition is cleared whenever the STS-1 Receiver receives a given set of K1, K2 byte values in three consecutive STS-1 frames.</p> <p>0 – K1, K2 Instability Condition is NOT declared. 1 – K1, K2 Instability Condition is currently declared.</p> |
| 4 | SF Detected | R/O | <p>SF (Signal Failure) Defect Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring the SF defect. The SF defect is declared when the number of B2 errors observed over a given time interval exceeds a certain threshold.</p> <p>0 – SF Defect is NOT being declared.</p> <p>This bit is set to “0” when the number of B2 errors (accumulated over a given</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---------------------|-----|---|
| | | | <p>interval of time) does not exceed the “SF Declaration” threshold.</p> <p>1 – SF Defect is being declared.</p> <p>This bit is set to “1” when the number of B2 errors (accumulated over a given interval of time) does exceed the “SF Declaration” threshold.</p> |
| 3 | SD Detected | R/O | <p>SD (Signal Degrade) Defect Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring the SD defect. The SD defect is declared when the number of B2 errors observed over a given time interval exceeds a certain threshold.</p> <p>0 – SD Defect is NOT being declared.</p> <p>This bit is set to “0” when the number of B2 errors (accumulated over a given interval of time) does not exceed the “SD Declaration” threshold.</p> <p>1 – SD Defect is being declared.</p> <p>This bit is set to “1” when the number of B2 errors (accumulated over a given interval of time) does exceed the “SD Declaration” threshold.</p> |
| 2 | LOF Defect Declared | R/O | <p>LOF (Loss of Frame) Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring the LOF defect. The Receive STS-1 TOH Processor block will declare the LOF defect if it has been declaring the SEF condition for 24 consecutive STS-1 frame periods. Once the LOF defect is declared, then the Receive STS-1 TOH Processor block will clear the LOF defect if it has not been declaring the SEF condition for 3ms (or 24 consecutive STS-1 frame periods).</p> <p>0 – The Receive STS-1 TOH Processor block is NOT currently declaring the LOF condition.</p> <p>1 – The Receive STS-1 TOH Processor block is currently declaring the LOF condition.</p> |
| 1 | SEF Defect Declared | R/O | <p>SEF (Severely Errored Frame):</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring an SEF condition. The Receive STS-1 TOH Processor block will declare an SEF condition if it detects Framing Alignment byte errors in four consecutive STS-1 frames. Once the SEF condition is declared the Receive STS-1 TOH Processor block will clear the SEF condition if it detects two consecutive STS-1 frames with un-erred framing alignment bytes.</p> <p>0 – Indicates that the Receive STS-1 TOH Processor block is NOT declaring the SEF condition.</p> <p>1 – Indicates that the Receive STS-1 TOH Processor block is currently declaring the SEF condition.</p> |
| 0 | LOS Defect Declared | R/O | <p>LOS (Loss of Signal) Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 TOH Processor block is currently declaring an LOS (Loss of Signal) condition. The Receive STS-1 TOH Processor block will declare an LOS condition if it detects “LOS_THRESHOLD[15:0]” consecutive “All Zero” bytes in the incoming STS-1 data stream.</p> <p>Note: The user can set the “LOS_THRESHOLD[15:0]” value by writing the appropriate data into the “Receive STS-1 Transport – LOS Threshold Value” Register (Address Location= 0xN12E and 0xN12F).</p> <p>0 – Indicates that the Receive STS-1 TOH Processor block is NOT currently</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|--|
| | | | declaring an LOS condition. 1 – Indicates that the Receive STS-1 TOH Processor block is currently declaring an LOS condition. |
|--|--|--|--|

Table 481: Receive STS-1 Transport Interrupt Status Register – Byte 2 (Address Location= 0xN109)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|----------------------------------|----------------------------------|
| Unused | | | | | | Change of AIS-L Interrupt Status | Change of RDI-L Interrupt Status |
| R/O | R/O | R/O | R/O | R/O | R/O | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------------|------|--|
| 7 - 2 | Unused | R/O | |
| 1 | Change of AIS-L Interrupt Status | RUR | <p>Change of AIS-L (Line AIS) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of AIS-L Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of AIS-L Condition” interrupt has not occurred since the last read of this register.</p> <p>1 – The “Change of AIS-L Condition” interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the current state of AIS-L by reading the contents of Bit 0 (AIS-L Defect Declared) within the “Receive STS-1 Transport Status Register – Byte 1” (Address Location= 0xN106).</p> |
| 0 | Change of RDI-L Interrupt Status | RUR | <p>Change of RDI-L (Line - Remote Defect Indicator) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of RDI-L Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of RDI-L Condition” interrupt has not occurred since the last read of this register.</p> <p>1 – The “Change of RDI-L Condition” interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the current state of RDI-L by reading out the state of Bit 7 (RDI-L Declared) within the “Receive STS-1 Transport Status Register – Byte 0” (Address Location= 0xN107).</p> |

Table 482: Receive STS-1 Transport Interrupt Status Register – Byte 1 (Address Location= 0xN10A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|--|--|---------------------------------|------------------------------|--------|---|--------------------------------|
| New S1 Byte Interrupt Status | Change in S1 Unstable State Interrupt Status | Change in J0 Unstable State Interrupt Status | New J0 Message Interrupt Status | J0 Mismatch Interrupt Status | Unused | Change in APS Unstable State Interrupt Status | NEW K1K2 Byte Interrupt Status |
| RUR | RUR | RUR | RUR | RUR | R/O | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 | New S1 Byte Value Interrupt Status | RUR | <p>New S1 Byte Value Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “New S1 Byte Value” Interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “New S1 Byte Value” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “New S1 Byte Value” interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the value for this most recently accepted value of the S1 byte by reading the “Receive STS-1 Transport S1 Value” register (Address Location= 0xN127).</p> |
| 6 | Change in S1 Byte Unstable State Interrupt Status | RUR | <p>Change in S1 Byte Unstable State – Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in S1 Byte Unstable State” Interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change in S1 Byte Unstable State” Interrupt has occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in S1 Byte Unstable State” Interrupt has not occurred since the last read of this register.</p> <p>Note: The user can obtain the current “S1 Unstable” state by reading the contents of Bit 6 (S1 Unstable) within the “Receive STS-1 Transport Status Register – Byte 0” (Address Location= 0xN107).</p> |
| 5 | Change in J0 Message Unstable State Interrupt Status | RUR | <p>Change of J0 (Section Trace) Message Unstable condition – Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of J0 (Section Trace) Message Instability” condition interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change of J0 (Section Trace) Message Instability” condition interrupt has not occurred since the last read of this register.</p> <p>1 – Indicates that the “Change of J0 (Section Trace) Message Instability” condition interrupt has occurred since the last read of this register.</p> |
| 4 | New J0 Message Interrupt Status | RUR | <p>New J0 Trace Message Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---|-----|--|
| | | | <p>“New J0 Trace Message” interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “New J0 Trace Message Interrupt” has not occurred since the last read of this register.</p> <p>1 – Indicates that the “New J0 Trace Message Interrupt” has occurred since the last read of this register.</p> <p>Note: The user can read out the contents of the “Receive J0 Trace Buffer”, which is located at Address Locations 0xN300 through 0xN33F.</p> |
| 3 | J0 Mismatch Interrupt Status | RUR | <p>Change in J0 – Section Trace Mismatch Condition” Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in J0 – Section Trace Mismatch Condition” interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change in J0 – Section Trace Mismatch Condition” interrupt has not occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in J0 – Section Trace Mismatch Condition” interrupt has occurred since the last read of this register.</p> <p>Note: The user can determine whether the “J0 – Section Trace Mismatch” condition is “cleared” or “declared” by reading the state of Bit 2 (J0_MIS) within the “Receive STS-1 Transport Status Register – Byte 1 (Address Location= 0xN106).</p> |
| 2 | Unused | R/O | |
| 1 | Change in APS Unstable State Interrupt Status | RUR | <p>Change of APS (K1, K2 Byte) Instability Condition – Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of APS (K1, K2 Byte) Instability Condition” interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change of APS (K1, K2 Byte) Instability Condition” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change of APS (K1, K2 Byte) Instability Condition” interrupt has occurred since the last read of this register.</p> <p>Note: The user can determine whether the “K1, K2 Instability Condition” is being declared or cleared by reading out the contents of Bit 5 (APS_INV), within the “Receive STS-1 Transport Status Register – Byte 0” (Address Location= 0xN107).</p> |
| 0 | New K1K2 Byte Interrupt Status | RUR | <p>New K1, K2 Byte Value Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “New K1, K2 Byte Value” Interrupt has occurred since the last read of this register.</p> <p>0 – Indicates that the “New K1, K2 Byte Value” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “New K1, K2 Byte Value” Interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the contents of the new K1 byte by</p> |

| | | | |
|--|--|--|--|
| | | | <p><i>reading out the contents of the "Receive STS-1 Transport K1 Value" Register (Address Location= 0xN11F). Further, the user can also obtain the contents of the new K2 byte by reading out the contents of the "Receive STS-1 Transport K2 Value" Register (Address Location= 0xN123).</i></p> |
|--|--|--|--|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 483: Receive STS-1 Transport Interrupt Status Register – Byte 0 (Address Location= 0xN10B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|---|---|--|--|--|--------------------------------|--|
| Change of SF Condition Interrupt Status | Change of SD Condition Interrupt Status | Detection of REI-L Error Interrupt Status | Detection of B2 Error Interrupt Status | Detection of B1 Error Interrupt Status | Change of LOF Condition Interrupt Status | Change of SEF Interrupt Status | Change of LOS Condition Interrupt Status |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | Change of SF Condition Interrupt Status | RUR | <p>Change of Signal Failure (SF) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of SF Interrupt” has occurred since the last read of this register.</p> <p>0 - The “Change of SF Condition Interrupt” has NOT occurred since the last read of this register.</p> <p>1 – The “Change of SF Condition Interrupt” has occurred since the last read of this register.</p> <p>Note: The user can determine the current “SF” condition by reading out the state of Bit 4(SF Declared) within the “Receive STS-1 Transport Status Register – Byte 0 (Address Location= 0xN107).</p> |
| 6 | Change of SD Condition Interrupt Status | RUR | <p>Change of Signal Degrade (SD) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of SD Condition Interrupt” has occurred since the last read of this register.</p> <p>0 - The “Change of SD Condition Interrupt” has NOT occurred since the last read of this register.</p> <p>1 – The “Change of SD Condition Interrupt” has occurred since the last read of this register.</p> <p>Note: The user can determine the current “SD” condition by reading out the state of Bit 3 (SD Declared) within the “Receive STS-1 Transport Status Register – Byte 0 (Address Location= 0xN107).</p> |
| 5 | Detection of REI-L Interrupt Status | RUR | <p>Detection of Line – Remote Error Indicator Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of Line – Remote Error Indicator” Interrupt has occurred since the last read of this register.</p> <p>0 - The “Detection of Line – Remote Error Indicator” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Detection of Line – Remote Error Indicator” Interrupt has occurred since the last read of this register.</p> |
| 4 | Detection of B2 Error Interrupt Status | RUR | <p>Detection of B2 Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of B2 Error Interrupt” has occurred since the last read of this register.</p> <p>0 - The “Detection of B2 Error Interrupt” has NOT occurred since the last read of this register.</p> <p>1 – The “Detection of B2 Error Interrupt” has occurred since the last read of this register.</p> |

| | | | |
|---|--|-----|--|
| 3 | Detection of B1 Error Interrupt Status | RUR | <p>Detection of B1 Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of B1 Error Interrupt” has occurred since the last read of this register.</p> <p>0 - The “Detection of B1 Error Interrupt” has NOT occurred since the last read of this register.</p> <p>1 – The “Detection of B1 Error Interrupt” has occurred since the last read of this register</p> |
| 2 | Change of LOF Condition Interrupt Status | RUR | <p>Change of Loss of Frame (LOF) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of LOF Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of LOF Condition” interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Change of LOF Condition” interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current “LOF” condition by reading out the state of Bit 2 (LOF Defect Declared) within the “Receive STS-1 Transport Status Register – Byte 0 (Address Location= 0xN107).</i></p> |
| 1 | Change of SEF Condition Interrupt Status | RUR | <p>Change of SEF Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of SEF Condition” Interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of SEF Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Change of SEF Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current “SEF” condition by reading out the state of Bit 1 (SEF Defect Declared) within the “Receive STS-1 Transport Status Register – Byte 0 (Address Location= 0xN107).</i></p> |
| 0 | Change of LOS Condition Interrupt Status | RUR | <p>Change of Loss of Signal (LOS) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of LOS Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change of LOS Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Change of LOS Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current “LOS” status by reading out the contents of Bit 0 (LOS Defect Declared) within the Receive STS-1 Transport Status Register – Byte 0 (Address Location= 0xN107).</i></p> |

Table 484: Receive STS-1 Transport Interrupt Enable Register – Byte 2 (Address Location= 0xN10D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|--|--|
| Unused | | | | | | Change of AIS-L Condition Interrupt Enable | Change of RDI-L Condition Interrupt Enable |
| R/O | R/O | R/O | R/O | R/O | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 – 2 | Unused | R/O | |
| 1 | Change of AIS-L Condition Interrupt Enable | R/W | <p>Change of AIS-L (Line AIS) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of AIS-L Condition” interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 TOH Processor block declares the “AIS-L” condition. • When the STS-1 Receiver clears the “AIS-L” condition. <p>0 – Disables the “Change of AIS-L Condition” Interrupt. 1 – Enables the “Change of AIS-L Condition” Interrupt.</p> |
| 0 | Change of RDI-L Condition Interrupt Enable | R/W | <p>Change of RDI-L (Line Remote Defect Indicator) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of RDI-L Condition” interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 TOH Processor block declares the “RDI-L” condition. • When the Receive STS-1 TOH Processor clears the “RDI-L” condition. <p>0 – Disables the “Change of RDI-L Condition” Interrupt. 1 – Enables the “Change of RDI-L Condition” Interrupt.</p> |

Table 485: Receive STS-1 Transport Interrupt Enable Register – Byte 1 (Address Location= 0xN10E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|---|--|---------------------------------|------------------------------|--------|---|--------------------------------|
| New S1 Byte Interrupt Enable | Change in S1 Byte Unstable State Interrupt Enable | Change in J0 Message Unstable State Interrupt Enable | New J0 Message Interrupt Enable | J0 Mismatch Interrupt Enable | Unused | Change in APS Unstable State Interrupt Enable | New K1K2 Byte Interrupt Enable |
| R/W | R/W | R/W | R/W | R/W | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 | New S1 Byte Value Interrupt Enable | R/W | <p>New S1 Byte Value Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the “New S1 Byte Value” Interrupt. If the user enables this interrupt, then the Receive STS-1 TOH Processor block will generate this interrupt anytime it receives and accepts a new S1 byte value. The Receive STS-1 TOH Processor block will accept a new S1 byte after it has received it for 8 consecutive STS-1 frames.</p> <p>0 – Disables the “New S1 Byte Value” Interrupt. 1 – Enables the “New S1 Byte Value” Interrupt.</p> |
| 6 | Change in S1 Unstable State Interrupt Enable | R/W | <p>Change in S1 Byte Unstable State Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in S1 Byte Unstable State” Interrupt. If the user enables this bit-field, then the Receive STS-1 TOH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> When the Receive STS-1 TOH Processor block declares the “S1 Byte Instability” condition. When the Receive STS-1 TOH Processor block clears the “S1 Byte Instability” condition. <p>0 – Disables the “Change in S1 Byte Unstable State” Interrupt. 1 – Enables the “Change in S1 Byte Unstable State” Interrupt.</p> |
| 5 | Change in J0 Message Unstable State Interrupt Enable | R/W | <p>Change of J0 (Section Trace) Message Instability condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of J0 Message Instability Condition” Interrupt. If the user enables this interrupt, then the Receive STS-1 TOH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> Whenever the Receive STS-1 TOH Processor block declares the “J0 Message Instability” condition. Whenever the Receive STS-1 TOH Processor block clears the “J0 Message Instability” condition. <p>0 – Disable the “Change of J0 Message Instability” Interrupt. 1 – Enables the “Change of J0 Message Instability” Interrupt.</p> |
| 4 | New J0 Message Interrupt Enable | R/W | <p>New J0 Trace Message Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the “New J0 Trace Message” interrupt. If the user enables this interrupt, then the</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---|-----|--|
| | | | <p>Receive STS-1 TOH Processor block will generate this interrupt anytime it receives and accepts a new J0 Trace Message. The Receive STS-1 TOH Processor block will accept a new J0 Trace Message after it has received it 3 (or 5) consecutive times.</p> <p>0 – Disables the “New J0 Trace Message” Interrupt. 1 – Enables the “New J0 Trace Message” Interrupt.</p> |
| 3 | J0 Mismatch Interrupt Enable | R/W | <p>Change in “J0 – Section Trace Mismatch Condition” interrupt enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in J0 – Section Trace Mismatch condition” interrupt. If the user enables this interrupt, then the Receive STS-1 TOH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> c. The Receive STS-1 TOH Processor block declares a “J0 – Section Trace Mismatch” condition. d. The Receive STS-1 TOH Processor block clears the “J0 – Section Trace Mismatch” condition. <p>Note: <i>The user can determine whether the “J0 – Section Trace Mismatch” condition is “cleared or “declared” by reading the state of Bit 2 (J0_MIS) within the “Receive STS-1 Transport Status Register – Byte 1 (Address Location= 0xN106).</i></p> |
| 2 | Unused | R/O | |
| 1 | Change in APS Unstable State Interrupt Enable | R/W | <p>Change of APS (K1, K2 Byte) Instability Condition - Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of APS (K1, K2 Byte) Instability condition” interrupt. If the user enables this interrupt, then the Receive STS-1 TOH Processor block will generate an Interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> c. If the Receive STS-1 TOH Processor block declares a “K1, K2 Instability” condition. d. If the Receive STS-1 TOH Processor block clears the “K1, K2 Instability” condition. |
| 0 | New K1K2 Byte Interrupt Enable | R/W | <p>New K1, K2 Byte Value Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “New K1, K2 Byte Value” Interrupt. If the user enables this interrupt, then the Receive STS-1 TOH Processor block will generate this interrupt anytime it receives and accepts a new K1, K2 byte value. The Receive STS-1 TOH Processor block will accept a new K1, K2 byte value, after it has received it within 3 (or 5) consecutive STS-1 frames.</p> <p>0 – Disables the “New K1, K2 Byte Value” Interrupt. 1 – Enables the “New K1, K2 Byte Value” Interrupt.</p> |

Table 486: Receive STS-1 Transport Interrupt Status Register – Byte 0 (Address Location= 0xN10F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|---|---|--|--|--|--|--|
| Change of SF Condition Interrupt Enable | Change of SD Condition Interrupt Enable | Detection of REI-L Error Interrupt Enable | Detection of B2 Error Interrupt Enable | Detection of B1 Error Interrupt Enable | Change of LOF Condition Interrupt Enable | Change of SEF Condition Interrupt Enable | Change of LOS Condition Interrupt Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | Change of SF Condition Interrupt Enable | R/W | <p>Change of Signal Failure (SF) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of Signal Failure (SF) Condition” Interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt anytime the Receive STS-1 TOH Processor block detects an SF condition.</p> <p>0 – Disables the “Change of SF Condition Interrupt”.</p> <p>1 – Enables the “Change of SF Condition Interrupt”.</p> |
| 6 | Change of SD Condition Interrupt Enable | R/W | <p>Change of Signal Degrade (SD) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of Signal Degrade (SD) Condition” Interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt anytime the Receive STS-1 TOH Processor block detects an SD condition.</p> <p>0 – Disables the “Change of SD Condition Interrupt”.</p> <p>1 – Enables the “Change of SD Condition Interrupt”.</p> |
| 5 | Detection of REI-L Interrupt Enable | R/W | <p>Detection of Line – Remote Error Indicator Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of Line – Remote Error Indicator” interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt anytime the Receive STS-1 TOH Processor block detects an REI-L condition.</p> <p>0 – Disables the “Line - Remote Error Indicator” Interrupt.</p> <p>1 – Enables the “Line – Remote Error Indicator” Interrupt.</p> |
| 4 | Detection of B2 Error Interrupt Enable | R/W | <p>Detection of B2 Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of B2 Error” Interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt anytime the Receive STS-1 TOH Processor block detects a B2 error.</p> <p>0 – Disables the “Detection of B2 Error Interrupt”.</p> <p>1 – Enables the “Detection of B2 Error Interrupt”.</p> |
| 3 | Detection of B1 Error Interrupt Enable | R/W | <p>Detection of B1 Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of B1 Error” Interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt anytime the Receive STS-1 TOH Processor block detects a B1 error.</p> <p>0 – Disables the “Detection of B1 Error Interrupt”.</p> <p>1 – Enables the “Detection of B1 Error Interrupt”.</p> |

| | | | |
|---|--|-----|---|
| 2 | Change of LOF Condition Interrupt Enable | R/W | <p>Change of Loss of Frame (LOF) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of LOF Condition” interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 TOH Processor block declares the “LOF” condition. • When the Receive STS-1 TOH Processor block clears the “LOF” condition. <p>0 – Disables the “Change of LOF Condition Interrupt.” 1 – Enables the “Change of LOF Condition” Interrupt.</p> |
| 1 | Change of SEF Condition Interrupt Enable | R/W | <p>Change of SEF Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of SEF Condition” Interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 TOH Processor block declares the “SEF” condition. • When the Receive STS-1 TOH Processor block clears the “SEF” condition. <p>0 – Disables the “ Change of SEF Condition Interrupt”. 1 – Enables the “Change of SEF Condition Interrupt”.</p> |
| 0 | Change of LOS Condition Interrupt Enable | R/W | <p>Change of Loss of Signal (LOS) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of LOS Condition” interrupt. If the user enables this interrupt, then the XRT94L33 device will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 TOH Processor block declares the “LOS” condition. • When the Receive STS-1 TOH Processor block clears the “LOS” condition. <p>0 – Disables the “Change of LOS Condition Interrupt.” 1 – Enables the “Change of LOS Condition” Interrupt.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 487: Receive STS-1 Transport – B1 Error Count Register – Byte 3 (Address Location= 0xN110)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B1_Error_Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7 - 0 | B1_Error_Count[31:24] | RUR | <p>B1 Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Receive Transport – B1 Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a B1 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B1 Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of bits, within the B1 value that are in error 2. If the B1 Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B1 bytes. |

Table 488: Receive STS-1 Transport – B1 Error Count Register – Byte 2 (Address Location= 0xN111)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B1_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 0 | B1_Error_Count[23:16] | RUR | <p>B1 Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Receive Transport – B1 Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a B1 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B1 Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of bits, within the B1 value that are in error. 2. If the B1 Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B1 bytes. |

Table 489: Receive STS-1 Transport – B1 Error Count Register – Byte 1 (Address Location= 0xN112)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
|-------|-------|-------|-------|-------|-------|-------|-------|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| B1_Error_Count[15:8] | | | | | | | |
|----------------------|-----|-----|-----|-----|-----|-----|-----|
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------|------|---|
| 7 - 0 | B1_Error_Count[15:8] | RUR | <p>B1 Error Count – (Bits 15 through 8)</p> <p>This RESET-upon-READ register, along with “Receive Transport – B1 Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a B1 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B1 Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of bits, within the B1 value that are in error 2. If the B1 Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B1 bytes. |

Table 490: Receive STS-1 Transport – B1 Error Count Register – Byte 0 (Address Location= 0xN113)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|
| B1_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------|------|--|
| 7 - 0 | B1_Error_Count[7:0] | RUR | <p>B1 Error Count – LSB:</p> <p>This RESET-upon-READ register, along with “Receive Transport – B1 Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a B1 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B1 Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of bits, within the B1 value that are in error. 2. If the B1 Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B1 bytes. |

Table 491: Receive STS-1 Transport – B2 Error Count Register – Byte 3 (Address Location= 0xN114)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B2_Error_Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 0 | B2_Error_Count[31:24] | RUR | <p>B2 Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Transport – B2 Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a B2 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B2 Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of bits, within the B2 value that are in error. 2. If the B2 Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B2 bytes. |

Table 492: Receive STS-1 Transport – B2 Error Count Register – Byte 2 (Address Location= 0xN115)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B2_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 0 | B2_Error_Count[23:16] | RUR | <p>B2 Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Receive Transport – B2 Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a B2 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B2 Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of bits, within the B2 value that are in error. 2. If the B2 Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B2 bytes. |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 493: Receive STS-1 Transport – B2 Error Count Register – Byte 1 (Address Location= 0xN116)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------|-------|-------|-------|-------|-------|-------|-------|
| B2_Error_Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------|------|--|
| 7 - 0 | B2_Error_Count[15:8] | RUR | <p>B2 Error Count – (Bits 15 through 8)</p> <p>This RESET-upon-READ register, along with “Receive Transport – B2 Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a B2 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B2 Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of bits, within the B2 value that are in error. 2. If the B2 Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B2 bytes. |

Table 494: Receive STS-1 Transport – B2 Error Count Register – Byte 0 (Address Location= 0xN117)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|
| B2_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------|------|--|
| 7 - 0 | B2_Error_Count[7:0] | RUR | <p>B2 Error Count – LSB:</p> <p>This RESET-upon-READ register, along with “Receive Transport – B2 Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a B2 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B2 Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of bits, within the B2 value that are in error. 2. If the B2 Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain erred B2 bytes. |

Table 495: Receive STS-1 Transport – REI-L Error Count Register – Byte 3 (Address Location = 0xN118)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_L_Error_Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|--|
| 7 - 0 | REI_L_Error_Count[31:24] | RUR | <p>REI-L Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Receive Transport – REI-L Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a Line - Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-L Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the nibble-value within the REI-L field of the M0 byte. 2. If the REI-L Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-L values. |

Table 496: Receive STS-1 Transport – REI_L Error Count Register – Byte 2 (Address Location= 0xN119)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_L_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|--|
| 7 - 0 | REI_L_Error_Count[23:16] | RUR | <p>REI-L Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Receive Transport – REI-L Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a Line – Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-L Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the nibble-value within the REI-L field of the M0 byte. 2. If the REI-L Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-L values. |

Table 497: Receive STS-1 Transport – REI_L Error Count Register – Byte 1 (Address Location=0xN11A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_L_Error_Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 - 0 | REI_L_Error_Count[15:8] | RUR | <p>REI-L Error Count – (Bits 15 through 8)</p> <p>This RESET-upon-READ register, along with “Receive Transport – REI-L Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a Line –Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-L Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the nibble-value within the REI-L field of the M0 byte. 2. If the REI-L Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-L values. |

Table 498: Receive STS-1 Transport – REI_L Error Count Register – Byte 0 (Address Location=0xN11B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_L_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 0 | REI_L_Error_Count[7:0] | RUR | <p>REI-L Error Count – LSB:</p> <p>This RESET-upon-READ register, along with “Receive Transport – REI-L Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Receive STS-1 TOH Processor block detects a Line – Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-L Error Type is configured to be “bit errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the nibble-value within the REI-L field of the M0 byte. 2. If the REI-L Error Type is configured to be “frame errors”, then the Receive STS-1 TOH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-L values. |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 499: Receive STS-1 Transport – Received K1 Byte Value (Address Location= 0xN11F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| Filtered_K1_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 – 0 | Filtered_K1_Value[7:0] | R/O | <p>Filtered/Accepted K1 Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently “filtered” K1 value, that the Receive STS-1 TOH Processor block has received. These bit-fields are valid if the K1/K2 pair (to which it belongs) has been received for 3 consecutive STS-1 frames.</p> <p>This register should be polled by Software in order to determine various APS codes.</p> |

Table 500: Receive STS-1Transport – Received K2 Byte Value (Address Location= 0xN123)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| Filtered_K2_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 – 0 | Filtered_K2_Value[7:0] | R/O | <p>Filtered/Accepted K2 Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently “filtered” K2 value, that the Receive STS-1 TOH Processor block has received. These bit-fields are valid if the K1/K2 pair (to which it belongs) has been received for 3 consecutive STS-1 frames.</p> <p>This register should be polled by Software in order to determine various APS codes.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 501: Receive STS-1 Transport – Received S1 Byte Value (Address Location= 0xN127)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| Filtered_S1_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 – 0 | Filtered_S1_Value[7:0] | R/O | <p>Filtered/Accepted S1 Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently “filtered” S1 value that the Receive STS-1 TOH Processor block has received. These bit-fields are valid if it has been received for 8 consecutive STS-1 frames.</p> |

Table 502: Receive STS-1 Transport – LOS Threshold Value - MSB (Address Location= 0xN12E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|
| LOS_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------|------|---|
| 7 - 0 | LOS_THRESHOLD[15:8] | R/W | <p>LOS Threshold Value – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – LOS Threshold Value – LSB” register specify the number of consecutive (All Zero) bytes that the Receive STS-1 TOH Processor block must detect before it can declare an LOS condition.</p> |

Table 503: Receive STS-1 Transport – LOS Threshold Value - LSB (Address Location= 0xN12F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------|-------|-------|-------|-------|-------|-------|-------|
| LOS_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|--|
| 7 - 0 | LOS_THRESHOLD[7:0] | R/W | <p>LOS Threshold Value – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1Transport – LOS Threshold Value – MSB” register specify the number of consecutive (All Zero) bytes that the Receive STS-1 TOH Processor block must detect before it can declare an LOS condition.</p> |

Table 504: Receive STS-1 Transport – Receive SF SET Monitor Interval – Byte 2 (Address Location= 0xN131)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_MONITOR_WINDOW[23:16] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------|------|---|
| 7 - 0 | SF_SET_MONITOR_WINDOW[23:16] | R/W | <p>SF_SET_MONITOR_INTERVAL – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF SET Monitor Interval – Byte 1 and Byte 0” registers permit the user to specify the number of STS-1 Frame periods that will constitute a SET Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-1 TOH Processor block is checking for SF, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into the “Receive Transport SF SET Threshold” register, then an SF condition will be declared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 505: Receive STS-1 Transport – Receive SF SET Monitor Interval – Byte 1 (Address Location=0xN132)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_MONITOR_WINDOW[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|---|
| 7 - 0 | SF_SET_MONITOR_WINDOW[15:8] | R/W | <p>SF_SET_MONITOR_INTERVAL (Bits 15 through 8):</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF SET Monitor Interval – Byte 2 and Byte 0” registers permit the user to specify the number of STS-1 Frame periods that will constitute a SET Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-1 TOH Processor block is checking for SF, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Receive STS-1 Transport SF SET Threshold” register, then an SF condition will be declared.</p> |

Table 506: Receive STS-1 Transport – Receive SF SET Monitor Interval – Byte 0 (Address Location=0xN133)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_MONITOR_WINDOW[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------|------|---|
| 7 - 0 | SF_SET_MONITOR_WINDOW[7:0] | R/W | <p>SF_SET_MONITOR_INTERVAL – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF SET Monitor Interval – Byte 2 and Byte 1” registers permit the user to specify the number of STS-1 Frame periods that will constitute a SET Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-1 TOH Processor block is checking for SF, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Receive STS-1 Transport SF SET Threshold” register, then an SF condition will be declared.</p> |

Table 507: Receive STS-1 Transport – Receive SF SET Threshold – Byte 1 (Address Location= 0xN136)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 0 | SF_SET_THRESHOLD[15:8] | R/W | <p>SF_SET_THRESHOLD – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF SET Threshold – Byte 0” registers permit the user to specify the number of B2 bit errors that will cause the Receive STS-1 TOH Processor block to declare an SF (Signal Failure) condition.</p> <p>When the Receive STS-1 TOH Processor block is checking for SF, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into this and the “Receive STS-1 Transport SF SET Threshold – Byte 0” register, then an SF condition will be declared.</p> |

Table 508: Receive STS-1 Transport – Receive SF SET Threshold – Byte 0 (Address Location= 0xN137)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_SET_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 0 | SF_SET_THRESHOLD[7:0] | R/W | <p>SF_SET_THRESHOLD – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF SET Threshold – Byte 1” registers permit the user to specify the number of B2 bit errors that will cause the Receive STS-1 TOH Processor block to declare an SF (Signal Failure) condition.</p> <p>When the Receive STS-1 TOH Processor block is checking for SF, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into this and the “Receive STS-1 Transport SF SET Threshold – Byte 1” register, then an SF condition will be declared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 509: Receive STS-1 Transport – Receive SF CLEAR Threshold – Byte 1 (Address Location=0xN13A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|---|
| 7 - 0 | SF_CLEAR_THRESHOLD [15:8] | R/W | <p>SF_CLEAR_THRESHOLD – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF CLEAR Threshold – Byte 0” registers permit the user to specify the upper limit for the number of B2 bit errors that will cause the Receive STS-1 TOH Processor block to clear the SF (Signal Failure) condition.</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing SF, it will accumulate B2 errors for a total of 8 CLEAR Sub-Interval periods. If the number of accumulated B2 errors is less than that programmed into this and the “Receive STS-1 Transport SF CLEAR Threshold – Byte 0” register, then an SF condition will be cleared.</p> |

Table 510: Receive STS-1 Transport – Receive SF CLEAR Threshold – Byte 0 (Address Location=0xN13B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|---|
| 7 - 0 | SF_CLEAR_THRESHOLD [7:0] | R/W | <p>SF_CLEAR_THRESHOLD – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF CLEAR Threshold – Byte 1” registers permit the user to specify the upper limit for the number of B2 bit errors that will cause the Receive STS-1 TOH Processor block to clear the SF (Signal Failure) condition.</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing SF, it will accumulate B2 errors for a total of 8 CLEAR Sub-Interval periods. If the number of accumulated B2 errors is less than that programmed into this and the “Receive STS-1 Transport SF CLEAR Threshold – Byte 1” register, then an SF condition will be cleared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 511: Receive STS-1 Transport – Receive SD Set Monitor Interval – Byte 2 (Address Location= 0xN13D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_MONITOR_WINDOW[23:16] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------|------|---|
| 7-0 | SD_SET_MONITOR_WINDOW [23:16] | R/W | <p>SF_SET_MONITOR_INTERVAL – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF SET Monitor Interval – Byte 1 and Byte 0” registers permit the user to specify the number of STS-1 Frame periods that will constitute a SET Sub-Interval for SD (Signal Degrade) declaration.</p> <p>When the Receive STS-1 TOH Processor block is checking for SD, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Receive STS-1 Transport SD SET Threshold” register, then an SD condition will be declared.</p> |

Table 512: Receive STS-1 Transport – Receive SD Set Monitor Interval – Byte 1 (Address Location= 0xN13E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_MONITOR_WINDOW[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------|------|---|
| 7-0 | SD_SET_MONITOR_WINDOW [15:8] | R/W | <p>SD_SET_MONITOR_INTERVAL – Bits 15 through 8:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SD SET Monitor Interval – Byte 2 and Byte 0” registers permit the user to specify the number of STS-1 Frame periods that will constitute a SET Sub-Interval for SD (Signal Degrade) declaration.</p> <p>When the Receive STS-1 TOH Processor block is checking for SD, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Receive STS-1 Transport SD SET Threshold” register, then an SD condition will be declared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 513: Receive STS-1 Transport – Receive SD Set Monitor Interval – Byte 0 (Address Location=0xN13F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_MONITOR_WINDOW[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|---|
| 7-0 | SD_SET_MONITOR_WINDOW [7:0] | R/W | <p>SD_SET_MONITOR_INTERVAL – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SD SET Monitor Interval – Byte 2 and Byte 1” registers permit the user to specify the number of STS-1 Frame periods that will constitute a SET Sub-Interval for SD (Signal Degrade) declaration.</p> <p>When the Receive STS-1 TOH Processor block is checking for SD, it will accumulate B2 bit errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 bit errors exceeds that of programmed into the “Receive STS-1 Transport SD SET Threshold” register, then an SD condition will be declared.</p> |

Table 514: Receive STS-1 Transport – Receive SD SET Threshold – Byte 1 (Address Location=0xN142)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 0 | SD_SET_THRESHOLD[15:8] | R/W | <p>SD_SET_THRESHOLD – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SD SET Threshold – Byte 0” registers permit the user to specify the number of B2 bit errors that will cause the Receive STS-1 TOH Processor block to declare an SD (Signal Degrade) condition.</p> <p>When the Receive STS-1 TOH Processor block is checking for SD, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into this and the “Receive STS-1 Transport SD SET Threshold – Byte 0” register, then an SD condition will be declared.</p> |

Table 515: Receive STS-1 Transport – Receive SD SET Threshold – Byte 0 (Address Location= 0xN143)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_SET_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7 - 0 | SD_SET_THRESHOLD[7:0] | R/W | <p>SD_SET_THRESHOLD – LSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-1 Transport – SD SET Threshold – Byte 1” registers permit the user to specify the number of B2 bit errors that will cause the Receive STS-1 TOH Processor block to declare an SD (Signal Degrade) condition.</p> <p>When the Receive STS-1 TOH Processor block is checking for SD, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors exceeds that of programmed into this and the “Receive STS-1 Transport SD SET Threshold – Byte 1” register, then an SD condition will be declared.</p> |

Table 516: Receive STS-1 Transport – Receive SD CLEAR Threshold – Byte 1 (Address Location= 0xN146)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_THRESHOLD[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|--|
| 7 - 0 | SD_CLEAR_THRESHOLD [15:8] | R/W | <p>SD_CLEAR_THRESHOLD – MSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-1 Transport – SD CLEAR Threshold – Byte 0” registers permit the user to specify the upper limit for the number of B2 bit errors that will cause the Receive STS-1 TOH Processor block to clear the SD (Signal Degrade) condition.</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing SD, it will accumulate B2 errors for a total of 8 CLEAR Sub-Interval periods. If the number of accumulated B2 errors is less than that programmed into this and the “Receive STS-1 Transport SD CLEAR Threshold – Byte 0” register, then an SD condition will be cleared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 517: Receive STS-1 Transport – Receive SD CLEAR Threshold – Byte 1 (Address Location= 0xN147)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_THRESHOLD[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 - 0 | SD_CLEAR_THRESHOLD[7:0] | R/W | <p>SD_CLEAR_THRESHOLD – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SD CLEAR Threshold – Byte 1” registers permit the user to specify the upper limit for the number of B2 bit errors that will cause the Receive STS-1 TOH Processor block to clear the SD (Signal Degrade) condition.</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing SD, it will accumulate B2 errors for a total of 8 CLEAR Sub-Interval periods. If the number of accumulated B2 errors is less than that programmed into this and the “Receive STS-1 Transport SD CLEAR Threshold – Byte 1” register, then an SD condition will be cleared.</p> |

Table 518: Receive STS-1 Transport – Force SEF Condition Register (Address Location= 0xN14B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|-----------|
| Unused | | | | | | | SEF FORCE |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------|------|---|
| 7 – 1 | Unused | R/O | |
| 0 | SEF FORCE | R/W | <p>SEF Force:</p> <p>This READ/WRITE bit-field permits the user to force the Receive STS-1 TOH Processor block (within Channel N) to declare an SEF defect. The Receive STS-1 TOH Processor block will then attempt to reacquire framing.</p> <p>Writing a “1” into this bit-field configures the Receive STS-1 TOH Processor block to declare the SEF defect. The Receive STS-1 TOH Processor block will automatically set this bit-field to “0” once it has reacquired framing (e.g., has detected two consecutive STS-1 frames with the correct A1 and A2 bytes).</p> |

Table 519: Receive STS-1 Transport – Receive J0 Trace Buffer Control Register (Address Location= 0xN14F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|----------|-------------|----------|------------|-------|
| Unused | | | READ SEL | ACCEPT THRD | MSG TYPE | MSG LENGTH | |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | |
|------------|-----------------------------------|------|---|------------|-----------------------------------|--|--|
| 7 – 5 | Unused | R/O | | | | | |
| 4 | READ SEL | R/W | <p>J0 Buffer Read Selection:</p> <p>This READ/WRITE bit-field permits a user to specify which of the following buffer segments to read.</p> <ul style="list-style-type: none"> c. Valid Message Buffer d. Expected Message Buffer <p>0 – Executing a READ to the Receive J0 Trace Buffer, will return contents within the “Valid Message” buffer.</p> <p>1 – Executing a READ to the Receive J0 Trace Buffer, will return contents within the “Expected Message Buffer”.</p> <p>Note: In the case of the Receive STS-3 TOH Processor block, the “Receive J0 Trace Buffer” is located at Address Location 0xN300 through 0xN33F.</p> | | | | |
| 3 | ACCEPT THRD | R/W | <p>Message Accept Threshold:</p> <p>This READ/WRITE bit-field permits a user to select the number of consecutive times that the Receive STS-1 TOH Processor block must receive a given J0 Trace Message, before it is accepted, as described below.</p> <p>0 – The Receive STS-1 TOH Processor block accepts the J0 Message after it has received it the third time in succession.</p> <p>1 – The Receive STS-1 TOH Processor block accepts the J0 Message after it has received in the fifth time in succession.</p> | | | | |
| 2 | MSG TYPE | R/W | <p>Message Alignment Type:</p> <p>This READ/WRITE bit-field permits a user to specify have the Receive STS-1 TOH Processor block will locate the boundary of the J0 Trace Message, as indicated below.</p> <p>0 – Message boundary is indicated by “Line Feed”.</p> <p>1 – Message boundary is indicated by the presence of a “1” in the MSB of the first byte (within the J0 Trace Message).</p> | | | | |
| 1 - 0 | MSG LENGTH | R/W | <p>J0 Message Length:</p> <p>These READ/WRITE bit-fields permit the user to specify the length of the J0 Trace Message, that the Receive STS-1 TOH Processor block will receive. The relationship between the content of these bit-fields and the corresponding J0 Trace Message Length is presented below.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>MSG LENGTH</th> <th>Resulting J0 Trace Message Length</th> </tr> </thead> <tbody> <tr> <td> </td> <td> </td> </tr> </tbody> </table> | MSG LENGTH | Resulting J0 Trace Message Length | | |
| MSG LENGTH | Resulting J0 Trace Message Length | | | | | | |
| | | | | | | | |

| | | | | | |
|--|--|--|-------|----------|--|
| | | | 00 | 1 Byte | |
| | | | 01 | 16 Bytes | |
| | | | 10/11 | 64 Bytes | |

Table 520: Receive STS-1 Transport – Receive SD Burst Error Tolerance – Byte 1 (Address Location= 0xN152)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_BURST_TOLERANCE[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|--|
| 7 - 0 | SD_BURST_TOLERANCE [15:8] | R/W | <p>SD_BURST_TOLERANCE – MSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-1 Transport – SD BURST Tolerance – Byte 0” registers permit the user to specify the maximum number of B2 bit errors that the corresponding Receive STS-1 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-1 frame period), when determining whether or not to declare an SD (Signal Degrade) defect condition.</p> <p>Note: <i>The purpose of this feature is to permit the user to provide some level of B2 error burst filtering, when the Receive STS-1 TOH Processor block is accumulating B2 byte errors in order to declare the SD defect condition. The user can implement this feature in order to configure the Receive STS-1 TOH Processor block to detect B2 bit errors in multiple “Sub-Interval” periods before it will declare the SD defect condition.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 521: Receive STS-1 Transport – Receive SD Burst Error Tolerance – Byte 0 (Address Location= 0xN153)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_BURST_TOLERANCE[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 - 0 | SD_BURST_TOLERANCE[7:0] | R/W | <p>SD_BURST_TOLERANCE – LSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-1 Transport – SD BURST Tolerance – Byte 1” registers permit the user to specify the maximum number of B2 bit errors that the corresponding Receive STS-1 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-1 frame period), when determining whether or not to declare an SD (Signal Degrade) condition.</p> <p>Note: <i>The purpose of this feature is to permit the user to provide some level of B2 error burst filtering, when the Receive STS-1 TOH Processor block is accumulating B2 byte errors in order to declare the SD defect condition. The user can implement this feature in order to configure the Receive STS-1 TOH Processor block to detect B2 bit errors in multiple “Sub-Interval” periods before it will declare the SD defect condition.</i></p> |

Table 522: Receive STS-1 Transport – Receive SF Burst Error Tolerance – Byte 1 (Address Location= 0xN156)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_BURST_TOLERANCE[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|---|
| 7 - 0 | SF_BURST_TOLERANCE[15:8] | R/W | <p>SF_BURST_TOLERANCE – MSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-1 Transport – SF BURST Tolerance – Byte 0” registers permit the user to specify the maximum number of B2 bit errors that the corresponding Receive STS-1 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-1 frame period), when determining whether or not to declare an SF (Signal Failure) condition.</p> <p>Note: <i>The purpose of this feature is to permit the user to provide some level of B2 error burst filtering, when the Receive STS-1 TOH Processor block is accumulating B2 byte errors in order to declare the SF defect condition. The user can implement this feature in order to configure the Receive STS-1 TOH Processor block to detect B2 bit errors in multiple “Sub-Interval” periods before it will declare the SF defect condition.</i></p> |

Table 523: Receive STS-1 Transport – Receive SF Burst Error Tolerance – Byte 0 (Address Location= 0xN157)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_BURST_TOLERANCE[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|--|
| 7 - 0 | SF_BURST_TOLERANCE[7:0] | R/W | <p>SF_BURST_TOLERANCE – LSB:</p> <p>These READ/WRITE bits, along with the contents of the “Receive STS-1 Transport – SF BURST Tolerance – Byte 1” registers permit the user to specify the maximum number of B2 bit errors that the corresponding Receive STS-1 TOH Processor block can accumulate during a single Sub-Interval period (e.g., an STS-1 frame period), when determining whether or not to declare an SF (Signal Failure) condition.</p> <p>Note:</p> <p><i>The purpose of this feature is to permit the user to provide some level of B2 error burst filtering, when the Receive STS-1 TOH Processor block is accumulating B2 byte errors in order to declare the SF defect condition. The user can implement this feature in order to configure the Receive STS-1 TOH Processor block to detect B2 bit errors in multiple “Sub-Interval” periods before it will declare the SF defect condition.</i></p> |

Table 524: Receive STS-1 Transport – Receive SD Clear Monitor Interval – Byte 2 (Address Location= 0xN159)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_MONITOR_WINDOW[23:16] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------|------|---|
| 7 - 0 | SD_CLEAR_MONITOR_WINDOW [23:16] | R/W | <p>SD_CLEAR_MONITOR_INTERVAL – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SD Clear Monitor Interval – Byte 1 and Byte 0” registers permit the user to specify the number of STS-1 Frame periods that will constitute a CLEAR Sub-Interval for SD (Signal Degrade).</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing the SD defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-1 Transport SD Clear Threshold” register, then the SD defect will be cleared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 525: Receive STS-1 Transport – Receive SD Clear Monitor Interval – Byte 1 (Address Location=0xN15A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_MONITOR_WINDOW[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|---|
| 7 - 0 | SD_CLEAR_MONITOR_WINDOW [15:8] | R/W | <p>SD_CLEAR_MONITOR_INTERVAL – Bits 15 through 8:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SD Clear Monitor Interval – Byte 2 and Byte 0” registers permit the user to specify the number of STS-1 Frame periods that will constitute a CLEAR Sub-Interval for SD (Signal Degrade).</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing the SD defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-1 Transport SD Clear Threshold” register, then the SD defect will be cleared.</p> |

Table 526: Receive STS-1 Transport – Receive SD Clear Monitor Interval – Byte 0 (Address Location=0xN15B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SD_CLEAR_MONITOR_WINDOW[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------|------|---|
| 7 - 0 | SD_CLEAR_MONITOR_WINDOW [7:0] | R/W | <p>SD_CLEAR_MONITOR_INTERVAL – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SD Clear Monitor Interval – Byte 2 and Byte 1” registers permit the user to specify the number of STS-1 Frame periods that will constitute a CLEAR Sub-Interval for SD (Signal Degrade).</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing the SD defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-1 Transport SD Clear Threshold” register, then the SD defect will be cleared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 527: Receive STS-1 Transport – Receive SF Clear Monitor Interval – Byte 2 (Address Location= 0xN15D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_MONITOR_WINDOW[23:16] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------|------|---|
| 7 - 0 | SF_CLEAR_MONITOR_WINDOW [23:16] | R/W | <p>SF_CLEAR_MONITOR_INTERVAL – MSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF Clear Monitor Interval – Byte 1 and Byte 0” registers permit the user to specify the number of STS-1 Frame periods that will constitute a CLEAR Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing the SF defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-1 Transport SF Clear Threshold” register, then the SF defect will be cleared.</p> |

Table 528: Receive STS-1 Transport – Receive SF Clear Monitor Interval – Byte 1 (Address Location= 0xN15E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_MONITOR_WINDOW[15:8] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|---|
| 7 - 0 | SF_CLEAR_MONITOR_WINDOW [15:8] | R/W | <p>SF_CLEAR_MONITOR_INTERVAL – Bits 15 through 8:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF Clear Monitor Interval – Byte 2 and Byte 0” registers permit the user to specify the number of STS-1 Frame periods that will constitute a CLEAR Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing the SF defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-1 Transport SF Clear Threshold” register, then the SF defect will be cleared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 529: Receive STS-1 Transport – Receive SF Clear Monitor Interval – Byte 0 (Address Location= 0xN15F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|-------|-------|-------|-------|-------|-------|-------|
| SF_CLEAR_MONITOR_WINDOW[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------------|------|---|
| 7 - 0 | SF_CLEAR_MONITOR_WINDOW [7:0] | R/W | <p>SF_CLEAR_MONITOR_INTERVAL – LSB:</p> <p>These READ/WRITE bits, along the contents of the “Receive STS-1 Transport – SF Clear Monitor Interval – Byte 2 and Byte 1” registers permit the user to specify the number of STS-1 Frame periods that will constitute a CLEAR Sub-Interval for SF (Signal Failure).</p> <p>When the Receive STS-1 TOH Processor block is checking for clearing the SF defect, it will accumulate B2 errors for a total of 8 SET Sub-Interval periods. If the number of accumulated B2 errors is less than that of programmed into the “Receive STS-1 Transport SF Clear Threshold” register, then the SF defect will be cleared.</p> |

Table 530: Receive STS-1 Transport – Auto AIS Control Register (Address Location= 0xN163)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|--|--------------------------------------|--------------------------------------|--------|---------------------------------------|---------------------------------------|-------------------------------------|
| Transmit AIS-P (Down-stream) upon J0 Message Unstable | Transmit AIS-P (Down-stream) Upon Section Trace Message Mismatch | Transmit AIS-P (Down-stream) upon SF | Transmit AIS-P (Down-stream) upon SD | Unused | Transmit AIS-P (Down-stream) upon LOF | Transmit AIS-P (Down-stream) upon LOS | Transmit AIS-P (Down-stream) Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 | Transmit AIS-P (Down-stream) upon J0 Message Unstable | R/W | <p>Transmit Path AIS upon Detection of Unstable Section Trace (J0):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-1 POH Processor blocks), anytime it detects an Unstable Section Trace (J0) condition in the “incoming” STS-1 data-stream.</p> <p>0 – Does not configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable Section Trace” condition.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable Section Trace” condition.</p> <p>Note: The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</p> |
| 6 | Transmit AIS-P (Down-stream) Upon J0 Message Mismatch | R/W | <p>Transmit Path AIS (AIS-P) upon Detection of Section Trace (J0) Mismatch:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-1 POH Processor blocks), anytime it detects a Section Trace (J0) Mismatch condition in the “incoming” STS-1 data stream.</p> <p>0 – Does not configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects a “Section Trace Mismatch” condition.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects a “Section Trace Mismatch” condition.</p> <p>Note: The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</p> |
| 5 | Transmit AIS-P (Down-stream) upon SF | R/W | <p>Transmit Path AIS upon Signal Failure (SF):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--------------------------------------|-----|--|
| | | | <p>STS-1 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-1 POH Processor block), anytime it declares an SF condition.</p> <p>0 – Does not configure the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the SF defect.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the SF defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 4 | Transmit AIS-P (Downstream) upon SD | R/W | <p>Transmit Path AIS upon Signal Degrade (SD):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-1 POH Processor block) anytime it declares an SD condition.</p> <p>0 – Does not configure the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the SD defect.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the SD defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 3 | Unused | R/O | |
| 2 | Transmit AIS-P (Downstream) upon LOF | R/W | <p>Transmit Path AIS upon Loss of Frame (LOF):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-1 POH Processor block), anytime it declares an LOF condition.</p> <p>0 – Does not configure the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the LOF defect.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the LOF defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 1 | Transmit AIS-P (Downstream) upon LOS | R/W | <p>Transmit Path AIS upon Loss of Signal (LOS):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-1 POH Processor block), anytime it declares an LOS condition.</p> |

| | | | |
|---|----------|-----|--|
| | | | <p>0 – Does not configure the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) anytime it declares the LOS defect.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) anytime it declares the LOS defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 0 | AUTO AIS | R/W | <p>Automatic Transmission of AIS-P Enable:</p> <p>This READ/WRITE bit-field serves two purposes.</p> <p>It permits the user to configure the Receive STS-1 TOH Processor block to automatically transmit the Path AIS (AIS-P) indicator, via the down-stream traffic (e.g., towards the Receive STS-1 POH Processor block), upon detection of an SF, SD, Section Trace Mismatch, Section Trace Unstability, LOF or LOS conditions.</p> <p>It also permits the user to configure the Receive STS-1 TOH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-1 POH Processor block) anytime it detects an AIS-L condition in the “incoming” STS-1 datastream.</p> <p>0 – Configures the Receive STS-1 TOH Processor block to NOT automatically transmit the AIS-P indicator (via the “downstream” traffic) upon detection of the AIS-L or any of the “above-mentioned” conditions.</p> <p>1 – Configures the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) upon detection of the AIS-L or any of the “above-mentioned” condition.</p> <p>Note: <i>The user must also set the corresponding bit-fields (within this register) to “1” in order to configure the Receive STS-1 TOH Processor block to automatically transmit the AIS-P indicator upon detection of a given alarm/defect condition.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 531: Receive STS-1 Transport – Auto AIS (in Downstream STS-1s) Control Register (Address Location= 0xN16B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|---|---|--|--|--------|---|
| Unused | | Transmit AIS-P (via Downstream STS-1s) upon LOS | Transmit AIS-P (via Downstream STS-1s) upon LOF | Transmit AIS-P (via Downstream STS-1s) upon SD | Transmit AIS-P (via Downstream STS-1s) upon SF | Unused | Transmit AIS-P (via Downstream STS-1s) Enable |
| R/O | R/O | R/W | R/W | R/W | R/W | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 - 6 | Unused | R/O | |
| 5 | Transmit AIS-P (via Downstream STS-1s) upon LOS | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon LOS (Loss of Signal):</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (in the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the LOS defect.</p> <p>0 – Does not configure the corresponding Transmit SONET POH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the LOS defect.</p> <p>1 – Configure the corresponding Transmit SONETPOH Processor blocks to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the LOS defect.</p> <p>Note:</p> <p>1. In the “long-run” the function of this bit-field is exactly the same as that of Bit 1 (Transmit AIS-P Down-stream – Upon LOS), within the Receive STS-1 Transport – Auto AIS Control Register (Address Location= 0xN163). The only difference is that this register bit will cause the corresponding “downstream” Transmit SONET POH Processor block to IMMEDIATELY begin to transmit the AIS-P condition whenever the Receive STS-1 TOH Processor block declares the LOS defect. This will permit the user to easily comply with the Telcordia GR-253-CORE requirements of an NE transmitting the AIS-P indicator downstream within 125us of the NE declaring the LOS defect.</p> <p>In the case of Bit 1 (Transmit AIS-P Downstream – Upon LOS), several SONET frame periods are required (after the Receive STS-1 TOH Processor block has declared the LOS defect), before the corresponding Transmit SONET POH Processor block will begin the process of transmitting the AIS-P indicator.</p> <p>2. In addition to setting this bit-field to “1”, the user must also set Bit 0 (Transmit AIS-P via Downstream STS-1s Enable) within this register, in order enable this feature.</p> |
| 4 | Transmit AIS-P (via Downstream STS-1s) upon LOF | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon LOF (Loss of Frame):</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (in the corresponding channel) to</p> |

| | | | |
|----------|---|------------|--|
| | | | <p>automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the LOF defect.</p> <p>0 – Does not configure the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the LOF defect.</p> <p>1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the LOF defect.</p> <p>Note:</p> <p>1. In the “long-run” the function of this bit-field is exactly the same as that of Bit 2 (Transmit AIS-P Down-stream – Upon LOF), within the Receive STS-1 Transport – Auto AIS Control Register (Address Location= 0xN163). The only difference is that this register bit will cause the corresponding “downstream” Transmit SONET POH Processor blocks to IMMEDIATELY begin to transmit the AIS-P condition whenever the Receive STS-1 TOH Processor block declares the LOF defect. This will permit the user to easily comply with the Telcordia GR-253-CORE requirements of an NE transmitting the AIS-P indicator downstream within 125us of the NE declaring the LOF defect.</p> <p>In the case of Bit 2 (Transmit AIS-P Downstream – Upon LOF), several SONET frame periods are required (after the Receive STS-3 TOH Processor block has declared the LOS defect), before the corresponding Transmit SONET POH Processor block will begin the process of transmitting the AIS-P indicator.</p> <p>2. In addition to setting this bit-field to “1”, the user must also set Bit 0 (Transmit AIS-P via Downstream STS-1s Enable) within this register, in order enable this feature.</p> |
| <p>3</p> | <p>Transmit AIS-P (via Downstream STS-1s) upon SD</p> | <p>R/W</p> | <p>Transmit AIS-P (via Downstream STS-1s) upon SD (Signal Degrade):</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (in the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signals (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the SD defect.</p> <p>0 – Does not configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the SD defect.</p> <p>1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the SD defect.</p> <p>Note:</p> <p>1. In the “long-run” the function of this bit-field is exactly the same as that of Bit 4 (Transmit AIS-P Down-stream – Upon SD), within the Receive STS-1 Transport – Auto AIS Control Register (Address Location= 0xN163). The only difference is that this register bit will cause the corresponding “downstream” Transmit SONET POH Processor blocks to IMMEDIATELY begin to transmit the AIS-P condition whenever the Receive STS-1 TOH Processor block declares</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--|-----|---|
| | | | <p>the SD defect. This will permit the user to easily comply with the Telcordia GR-253-CORE requirements of an NE transmitting the AIS-P indicator downstream within 125us of the NE declaring the LOS defect.</p> <p>In the case of Bit 1 (Transmit AIS-P Downstream – Upon LOF), several SONET frame periods are required (after the Receive STS-1 TOH Processor block has declared the SD defect), before the corresponding Transmit SONET POH Processor block will begin the process of transmitting the AIS-P indicator.</p> <p>2. In addition to setting this bit-field to “1”, the user must also set Bit 0 (Transmit AIS-P via Downstream STS-1s Enable) within this register, in order enable this feature.</p> |
| 2 | Transmit AIS-P (via Downstream STS-1s) upon SF | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon Signal Failure (SF):</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (in the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares an SF condition.</p> <p>0 – Does not configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the SF defect.</p> <p>1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 TOH Processor block declares the SF defect.</p> <p>Note:</p> <p>In the “long-run” the function of this bit-field is exactly the same as that of Bit 5 (Transmit AIS-P Down-stream – Upon SF), within the Receive STS-1 Transport – Auto AIS Control Register (Address Location= 0xN163). The only difference is that this register bit will cause the corresponding “downstream” Transmit SONET POH Processor blocks to IMMEDIATELY begin to transmit the AIS-P condition whenever the Receive STS-1 TOH Processor block declares the SF defect. This will permit the user to easily comply with the Telcordia GR-253-CORE requirements of an NE transmitting the AIS-P indicator downstream within 125us of the NE declaring the SF defect.</p> <p>In the case of Bit 5 (Transmit AIS-P Downstream – Upon SF), several SONET frame periods are required (after the Receive STS-1 TOH Processor block has declared the SF defect), before the corresponding Transmit SONET POH Processor blocks will begin the process of transmitting the AIS-P indicator.</p> <p>2. In addition to setting this bit-field to “1”, the user must also set Bit 0 (Transmit AIS-P via Downstream STS-1s Enable) within this register, in order enable this feature.</p> |
| 1 | Unused | R/O | |
| 0 | Transmit AIS-P (via Downstream STS-1s) Enable | R/W | <p>Automatic Transmission of AIS-P (via the downstream STS-1s) Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P indicator, via its “outbound” STS-1 signal (within the outbound STS-3 signal), upon detection of an SF, SD, LOS and LOF condition via the Receive STS-1 TOH Processor block.</p> <p>0 – Does not configure the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P indicator, whenever the Receive STS-1 TOH Processor block declares either the LOS, LOF,</p> |

| | | | |
|--|--|--|---|
| | | | <p>SD or the SF defects.</p> <p>1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P indicator, whenever the Receive STS-1 TOH Processor block declares either the LOS, LOF, SD or the SF defects.</p> |
|--|--|--|---|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 532: Receive STS-1 Path – Control Register – Byte 2 (Address Location= 0xN183)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------------|------------|------------------|---------------|
| Unused | | | | Check Stuff | RDI-P Type | REI-P Error Type | B3 Error Type |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------|------|---|
| 7 - 4 | Unused | R/O | |
| 3 | Check Stuff | R/W | <p>Check (Pointer Adjustment) Stuff Select:</p> <p>This READ/WRITE bit-field permits the user to enable/disable the SONET standard recommendation that a pointer increment or decrement operation, detected within 3 SONET frames of a previous pointer adjustment operation (e.g., negative stuff, positive stuff) is ignored.</p> <p>0 – Disables this SONET standard implementation. In this mode, all pointer-adjustment operations that are detected will be accepted.</p> <p>1 – Enables this “SONET standard” implementation. In this mode, all pointer-adjustment operations that are detected within 3 SONET frame periods of a previous pointer-adjustment operation, will be ignored.</p> |
| 2 | RDI-P Type | R/W | <p>Path - Remote Defect Indicator Type Select:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 POH Processor block to support either the “Single-Bit” or the “Enhanced” RDI-P, as described below.</p> <p>0 – Configures the Receive STS-1 POH Processor block to support the Single-Bit RDI-P. In this mode, the Receive STS-1 POH Processor block will only monitor Bit 5, within the G1 byte (of the incoming SPE data), in order to declare and clear the RDI-P indicator.</p> <p>1 – Configures the Receive STS-1 POH Processor block to support the Enhanced RDI-P (ERDI-P). In this mode, the Receive STS-1 POH Processor block will monitor bits 5, 6 and 7, within the G1 byte, in order to declare and clear the RDI-P indicator.</p> |
| 1 | REI-P Error Type | R/W | <p>REI-P Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Receive Path REI-P Error Count” register is incremented.</p> <p>0 – Configures the Receive STS-1 POH Processor block to count REI-P Bit Errors.</p> <p>In this case, the “Receive Path REI-P Error Count” register will be incremented by the value of the lower nibble within the G1 byte.</p> <p>1 – Configures the Receive STS-1 POH Processor block to count REI-P Frame Errors.</p> <p>In this case, the “Receive Path REI-P Error Count” register will be incremented by a single count each time the Receive STS-1 POH Processor block receives a G1 byte, in which bits 1 through 4 are set to a “non-zero” value.</p> |
| 0 | B3 Error Type | R/W | <p>B3 Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Receive Path B3 Error Count” register is incremented.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|--|
| | | | <p>0 – Configures the Receive STS-1 POH Processor block to count B3 bit errors. In this case, the “Receive Path B3 Error Count” register will be incremented by the number of bits, within the B3 value, that is in error.</p> <p>1 – Configures the Receive STS-1 POH Processor block to count B3 frame errors. In this case, the “Receive Path B3 Error Count” register will be incremented by the number of erred STS-1 frames.</p> |
|--|--|--|--|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 533: Receive STS-1 Path – Control Register – Byte 1 (Address Location= 0xN186)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|-----------------------|
| Unused | | | | | | | J1 Unstable Indicator |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7 – 1 | Unused | R/O | |
| 0 | J1 Unstable Indicator | R/O | <p>J1 – Path Trace Unstable Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring the Path Trace Unstable condition. The Receive STS-1 POH Processor block will declare a J1 (Path Trace) Unstable condition, whenever the “J1 Unstable” counter reaches the value “8”. The “J0 Unstable” counter will be incremented for each time that it receives a J1 message that differs from the previously received message. The “J1 Unstable” counter is cleared to “0” whenever the Receive STS-1 POH Processor block has received a given J1 Message 3 (or 5) consecutive times.</p> <p>Note: Receiving a given J1 Message 3 (or 5) consecutive times also sets this bit-field to “0”.</p> <p>0 – Path Trace Instability condition is NOT declared. 1 – Path Trace Instability condition is currently declared.</p> |

Table 534: Receive STS-1 Path – SONET Receive POH Status – Byte 0 (Address Location= 0xN187)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|----------------------------|------------------------|-----------------------|-----------------------|--------------------------|-----------------------|-----------------------|
| TIM-P Defect Declared | C2 Byte Unstable Condition | UNEQ-P Defect Declared | PLM-P Defect Declared | RDI-P Defect Declared | RDI-P Unstable Condition | LOP-P Defect Declared | AIS-P Defect Declared |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------|------|--|
| 7 | TIM-P Defect Declared | R/O | <p>Trace Identification Mismatch (TIM-P) Defect Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring the “Trace Identification Mismatch” condition.</p> <p>The Receive STS-1 POH Processor block will declare the “TIM-P” condition, when none of the received 64 byte string (received via the J1 byte) matches the expected 64 byte message.</p> <p>The Receive STS-1 POH Processor block will clear the “TIM-P” condition, when 80% of the received 64 byte string (received via the J1 byte) matches the expected 64 byte message.</p> <p>0 – Indicates that the Receive STS-1 POH Processor block is NOT currently declaring the TIM-P condition.</p> <p>1 – Indicates that the Receive STS-1 POH Processor block is currently declaring the TIM-P condition.</p> |
| 6 | C2 Byte Unstable Condition | R/O | <p>C2 Byte (Path Signal Label Byte) Unstable Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring the “Path Signal Label Byte” Unstable condition.</p> <p>The Receive STS-1 POH Processor block will declare a C2 (Path Signal Label Byte) Unstable condition, whenever the “C2 Unstable” counter reaches the value “5”. The “C2 Unstable” counter will be incremented for each time that it receives an SPE with a C2 byte value that differs from the previously received C2 byte value. The “C2 Unstable” counter is cleared to “0” whenever the Receive STS-1 POH Processor block has received 3 (or 5) consecutive SPEs of the same C2 byte value.</p> <p>Note: Receiving a given C2 byte value in 3 (or 5) consecutive SPEs also sets this bit-field to “0”.</p> <p>0 – C2 (Path Signal Label Byte) Unstable condition is NOT declared.</p> <p>1 – C2 (Path Signal Label Byte) Unstable condition is currently declared.</p> |
| 5 | UNEQ-P | R/O | <p>Path – Unequipped Indicator (UNEQ-P):</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring the UNEQ-P condition.</p> <p>The Receive STS-1 POH Processor block will declare a UNEQ-P condition, if it receives at least five (5) consecutive STS-1 frames, in which the C2 byte was set to 0x00 (which indicates that the SPE is “Unequipped”).</p> <p>The Receive STS-1 POH Processor block will clear the UNEQ-P condition, if it receives at least five (5) consecutive STS-1 frames, in which the C2 byte was set to a value other than 0x00.</p> <p>0 – Indicates that the Receive STS-1 POH Processor block is NOT declaring the</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|-----------------------|-----|--|
| | | | <p>UNEQ-P condition.</p> <p>1 – Indicates that the Receive STS-1 POH Processor block is currently declaring the UNEQ-P condition.</p> <p>Note: <i>The Receive STS-1 POH Processor block will not declare the UNEQ-P condition if it configured to expect to receive STS-1 frames with C2 bytes being set to "0x00" (e.g., if the "Receive STS-1 Path – Expected Path Label Value" Register –Address Location= 0xN197) is set to "0x00".</i></p> |
| 4 | PLM-P Defect Declared | R/O | <p>Path Payload Mismatch Indicator (PLM-P):</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring the PLM-P condition.</p> <p>The Receive STS-1 POH Processor block will declare an PLM-P condition, if it receives at least five (5) consecutive STS-1 frames, in which the C2 byte was set to a value other than that which it is expecting to receive.</p> <p>Whenever the Receive STS-1 POH Processor block is determine whether or not it should declare the PLM-P defect, it checks the contents of the following two registers.</p> <ul style="list-style-type: none"> • The "Receive STS-1 Path – Received Path Label Value" Register (Address Location= 0xN196). • The "Receive STS-1 Path – Expected Path Label Value" Register (Address Location= 0xN197). <p>The "Receive STS-1 Path – Expected Path Label Value" Register contains the value of the C2 bytes, that the Receive STS-1 POH Processor blocks expects to receive.</p> <p>The "Receive STS-1 Path – Received Path Label Value" Register contains the value of the C2 byte, that the Receive STS-1 POH Processor block has most received "validated" (by receiving this same C2 byte in five consecutive STS-1 frames).</p> <p>The Receive STS-1 POH Processor block will declare a PLM-P condition, if the contents of these two register do not match. The Receive STS-1 POH Processor block will clear the PLM-P condition if whenever the contents of these two registers do match.</p> <p>0 – PLM-P defect is currently not being declared.</p> <p>1 – PLM-P defect is currently being declared.</p> <p>Note: <i>The Receive STS-1 POH Processor block will clear the PLM-P defect, upon detecting the UNEQ-P condition.</i></p> |
| 3 | RDI-P | R/O | <p>Path Remote Defect Indicator (RDI-P):</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring the RDI-P condition.</p> <p>If the Receive STS-1 POH Processor block is configured to support the "Single-bit RDI-P" function, then it will declare an RDI-P condition if Bit 5 (within the G1 byte of the incoming STS-1 frame) is set to "1" for "RDI-P_THRD" number of consecutive STS-1 frames.</p> <p>If the Receive STS-1 POH Processor block is configured to support the Enhanced RDI-P" (ERDI-P) function, then it will declare an RDI-P condition if Bits 5, 6 and 7 (within the G1 byte of the incoming STS-1 frame) are set to [0, 1, 0], [1, 0, 1] or [1, 1, 0] for "RDI-P_THRD" number of consecutive STS-1 frames.</p> <p>0 – Indicates that the Receive STS-1 POH Processor block is NOT declaring an RDI-P condition.</p> <p>1 – Indicates that the Receive STS-1 POH Processor block is currently declaring an RDI-P condition.</p> |

| | | | |
|---|-----------------------|-----|---|
| | | | <p>Note: The user can specify the value for “RDI-P_THRD” by writing the appropriate data into Bits 3 through 0 (RDI-P THRD) within the “Receive STS-1 Path – SONET Receive RDI-P Register (Address Location= 0xN193).</p> |
| 2 | RDI-P Unstable | R/O | <p>RDI-P (Path – Remote Defect Indicator) Unstable:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring the “RDI-P Unstable” condition. The Receive STS-1 POH Processor block will declare a “RDI-P Unstable” condition whenever the “RDI-P Unstable Counter” reaches the value “RDI-P THRD”. The “RDI-P Unstable” counter is incremented for each time that the Receive STS-1 POH Processor block receives an RDI-P value that differs from that of the previous STS-1 frame. The “RDI-P Unstable” counter is cleared to “0” whenever the same RDI-P value is received in “RDI-P_THRD” consecutive STS-1 frames.</p> <p>Note: Receiving a given RDI-P value, in “RDI-P_THRD” consecutive STS-1 frames also clears this bit-field to “0”.</p> <p>0 – RDI-P Unstable condition is NOT declared. 1 – RDI-P Unstable condition is currently declared.</p> <p>Note: The user can specify the value for “RDI-P_THRD” by writing the appropriate data into Bits 3 through 0 (RDI-P THRD) within the “Receive STS-1 Path – SONET Receive RDI-P Register (Address Location= 0xN193).</p> |
| 1 | LOP-P Defect Declared | R/O | <p>Loss of Pointer Indicator (LOP-P):</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring the LOP (Loss of Pointer) condition.</p> <p>The Receive STS-1 POH Processor block will declare the LOP-P condition, if it cannot detect a valid pointer (H1 and H2 bytes, within the TOH) within 8 to 10 consecutive SONET frames. Further, the Receive STS-1 POH Processor block will declare the LOP-P condition, if it detects 8 to 10 consecutive NDF events.</p> <p>The Receive STS-1 POH Processor block will clear the LOP-P condition, whenever the Receive STS-1 POH Processor detects valid pointer bytes (e.g., the H1 and H2 bytes, within the TOH) and normal NDF value for three consecutive STS-1 frames.</p> <p>0 – Indicates that the Receive STS-1 POH Processor block is NOT declaring the LOP-P condition. 1 – Indicates that the Receive STS-1 POH Processor block is currently declaring the LOP-P condition.</p> |
| 0 | AIS-P | R/O | <p>Path AIS (AIS-P) Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-1 POH Processor block is currently declaring an AIS-P condition. The Receive STS-1 POH Processor block will declare an AIS-P if it detects all of the following conditions for three consecutive STS-1 frames.</p> <ul style="list-style-type: none"> • The H1, H2 and H3 bytes are set to an “All Ones” pattern. • The entire SPE is set to an “All Ones” pattern. <p>The Receive STS-1 POH Processor block will clear the AIS-P indicator when it detects a valid STS-1 pointer (H1 and H2 bytes) and a “set” or “normal” NDF for three consecutive STS-1 frames.</p> <p>0 – Indicates that the Receive STS-1 POH Processor block is NOT currently declaring the AIS-P condition. 1 – Indicates that the Receive STS-1 POH Processor block is currently declaring the AIS-P condition.</p> <p>Note: The Receive STS-1 POH Processor block will NOT declare the LOP-P</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|---|
| | | | <i>condition if it detects an "All Ones" pattern in the H1, H2 and H3 bytes. It will, instead, declare the AIS-P condition.</i> |
|--|--|--|---|

Table 535: Receive STS-1 Path – SONET Receive Path Interrupt Status – Byte 2 (Address Location= 0xN189)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|---|--|--------|--|--|
| Unused | | | Detection of AIS Pointer Interrupt Status | Detection of Pointer Change Interrupt Status | Unused | Change in TIM-P Condition Interrupt Status | Change in J1 Unstable Condition Interrupt Status |
| R/O | R/O | R/O | RUR | RUR | R/O | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 5 | Unused | R/O | |
| 4 | Detection of AIS Pointer Interrupt Status | RUR | <p>Detection of AIS Pointer Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of AIS Pointer” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate this interrupt anytime it detects an “AIS Pointer” in the incoming STS-1 data stream.</p> <p>Note: An “AIS Pointer” is defined as a condition in which both the H1 and H2 bytes (within the TOH) are each set to an “All Ones” pattern.</p> <p>0 – Indicates that the “Detection of AIS Pointer” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of AIS Pointer” interrupt has occurred since the last read of this register.</p> |
| 3 | Detection of Pointer Change Interrupt Status | RUR | <p>Detection of Pointer Change Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of Pointer Change” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it accepts a new pointer value (e.g., H1 and H2 bytes, in the TOH bytes).</p> <p>0 – Indicates that the “Detection of Pointer Change” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of Pointer Change” Interrupt has occurred since the last read of this register.</p> |
| 2 | Unused | R/O | |
| 1 | Change in TIM-P Condition Interrupt Status | RUR | <p>Change in TIM-P (Trace Identification Mismatch) Condition Interrupt.</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in TIM-P” Condition interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--|-----|--|
| | | | <ul style="list-style-type: none"> • If the TIM-P condition is declared. • If the TIM-P condition is cleared. <p>0 – Indicates that the “Change in TIM-P Condition” Interrupt has not occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in TIM-P Condition” Interrupt has occurred since the last read of this register.</p> |
| 0 | Change in J1 Unstable Condition Interrupt Status | RUR | <p>Change in “J1 (Trace Identification Message) Unstable Condition” Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in J1 Unstable Condition” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declare the “J1 Unstable” Condition. • When the Receive STS-1 POH Processor block clears the “J1 Unstable” condition. <p>0 – Indicates that the “Change in J1 Unstable Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in J1 Unstable Condition” Interrupt has occurred since the last read of this register.</p> |

Table 536: Receive STS-1 Path – SONET Receive Path Interrupt Status – Byte 1 (Address Location= 0xN18A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------------|---|---|--|------------------------------|---|---|----------------------------------|
| New J1 Message Interrupt Status | Detection of REI-P Event Interrupt Status | Change in UNEQ-P Condition Interrupt Status | Change in PLM-P Condition Interrupt Status | New C2 Byte Interrupt Status | Change in C2 Byte Unstable Condition Interrupt Status | Change in RDI-P Unstable Condition Interrupt Status | New RDI-P Value Interrupt Status |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | New J1 Message Interrupt Status | RUR | <p>New J1 (Trace Identification) Message Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “New J1 Message” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it has accepted (or validated) and new J1 (Trace Identification) Message.</p> <p>0 – Indicates that the “New J1 Message” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “New J1 Message” Interrupt has occurred since the last read of this register.</p> |
| 6 | Detection of REI-P Event Interrupt Status | RUR | <p>Detection of REI-P Event Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of REI-P Event” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects an REI-P condition in the coming STS-1 data-stream.</p> <p>0 – Indicates that the “Detection of REI-P Event” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of REI-P Event” Interrupt has occurred since the last read of this register.</p> |
| 5 | Change in UNEQ-P Condition Interrupt Status | RUR | <p>Change in UNEQ-P (Path – Unequipped) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in UNEQ-P Condition” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled , then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares the UNEQ-P Condition. • When the Receive STS-1 POH Processor block clears the UNEQ-P Condition. <p>0 – Indicates that the “Change in UNEQ-P Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in UNEQ-P Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: The user can determine the current state of UNEQ-P by reading</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---|-----|---|
| | | | <p>out the state of Bit 5 (UNEQ-P Defect Declared) within the "Receive STS-1 Path – SONET Receive POH Status – Byte 0" Register (Address Location= 0xN187).</p> |
| 4 | Change in PLM-P Condition Interrupt Status | RUR | <p>Change in PLM-P (Path – Payload Mismatch) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit indicates whether or not the "Change in PLM-P Condition" interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares the "PLM-P" Condition. • When the Receive STS-1 POH Processor block clears the "PLM-P" Condition. <p>0 – Indicates that the "Change in PLM-P Condition" Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the "Change in PLM-P Condition" Interrupt has occurred since the last read of this register.</p> |
| 3 | New C2 Byte Interrupt Status | RUR | <p>New C2 Byte Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the "New C2 Byte" Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it has accepted a new C2 byte.</p> <p>0 – Indicates that the "New C2 Byte" Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the "New C2 Byte" Interrupt has occurred since the last read of this register.</p> |
| 2 | Change in C2 Byte Unstable Condition Interrupt Status | RUR | <p>Change in C2 Byte Unstable Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the "Change in C2 Byte Unstable Condition" Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares the "C2 Byte Unstable" condition. • When the Receive STS-1 POH Processor block clears the "C2 Byte Unstable" condition. <p>0 – Indicates that the "Change in C2 Byte Unstable Condition" Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the "Change in C2 Byte Unstable Condition" Interrupt has occurred since the last read of this register.</p> <p>Note: The user can determine the current state of "C2 Byte Unstable Condition" by reading out the state of Bit 6 (C2 Byte Unstable Condition) within the "Receive STS-1 Path – SONET Receive POH Status – Byte 0" Register (Address Location= 0xN187).</p> |
| 1 | Change in RDI-P Unstable Condition Interrupt Status | RUR | <p>Change in RDI-P Unstable Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the "Change in RDI-P Unstable Condition" interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will</p> |

| | | | |
|---|----------------------------------|-----|--|
| | | | <p>generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares an “RDI-P Unstable” condition. • When the Receive STS-1 POH Processor block clears the “RDI-P Unstable” condition. <p>0 – Indicates that the “Change in RDI-P Unstable Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in RDI-P Unstable Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current state of “RDI-P Unstable” by reading out the state of Bit 2 (RDI-P Unstable Condition) within the “Receive STS-1 Path – SONET Receive POH Status – Byte 0” Register (Address Location= 0xN187).</i></p> |
| 0 | New RDI-P Value Interrupt Status | RUR | <p>New RDI-P Value Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “New RDI-P Value” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate this interrupt anytime it receives and “validates” a new RDI-P value.</p> <p>0 – Indicates that the “New RDI-P Value” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “New RDI-P Value” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can obtain the “New RDI-P Value” by reading out the contents of the “RDI-P ACCEPT[2:0]” bit-fields. These bit-fields are located in Bits 6 through 4, within the “Receive STS-1 Path – SONET Receive RDI-P Register” (Address Location= 0xN193).</i></p> |

Table 537: Receive STS-1 Path – SONET Receive Path Interrupt Status – Byte 0 (Address Location= 0xN18B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|---|---|---|---|---|--|--|
| Detection of B3 Byte Error Interrupt Status | Detection of New Pointer Interrupt Status | Detection of Unknown Pointer Interrupt Status | Detection of Pointer Decrement Interrupt Status | Detection of Pointer Increment Interrupt Status | Detection of NDF Pointer Interrupt Status | Change of LOP-P Condition Interrupt Status | Change of AIS-P Condition Interrupt Status |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | Detection of B3 Byte Error Interrupt Status | RUR | <p>Detection of B3 Byte Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of B3 Byte Error” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects a B3 byte error in the incoming STS-1 data stream.</p> <p>0 – Indicates that the “Detection of B3 Byte Error” Interrupt has NOT occurred since the last read of this interrupt.</p> <p>1 – Indicates that the “Detection of B3 Byte Error” Interrupt has occurred since the last read of this interrupt.</p> |
| 6 | Detection of New Pointer Interrupt Status | RUR | <p>Detection of New Pointer Interrupt Status:</p> <p>This RESET-upon-READ indicates whether the “Detection of New Pointer” interrupt has occurred since the last read of this register.</p> <p>If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects a new pointer value in the incoming STS-1 frame.</p> <p>Note: <i>Pointer Adjustments with NDF will not generate this interrupt.</i></p> <p>0 – Indicates that the “Detection of New Pointer” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of New Pointer” Interrupt has occurred since the last read of this register.</p> |
| 5 | Detection of Unknown Pointer Interrupt Status | RUR | <p>Detection of Unknown Pointer Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of Unknown Pointer” interrupt has occurred since the last read of this register.</p> <p>If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime that it detects a “pointer” that does not fit into any of the following categories.</p> <ul style="list-style-type: none"> • An Increment Pointer • A Decrement Pointer • An NDF Pointer • An AIS (e.g., All Ones) Pointer • New Pointer <p>0 – Indicates that the “Detection of Unknown Pointer” interrupt has NOT</p> |

| | | | |
|---|---|-----|--|
| | | | <p>occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of Unknown Pointer” interrupt has occurred since the last read of this register.</p> |
| 4 | Detection of Pointer Decrement Interrupt Status | RUR | <p>Detection of Pointer Decrement Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of Pointer Decrement” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects a “Pointer Decrement” event.</p> <p>0 – Indicates that the “Detection of Pointer Decrement” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of Pointer Decrement” interrupt has occurred since the last read of this register.</p> |
| 3 | Detection of Pointer Increment Interrupt Status | RUR | <p>Detection of Pointer Increment Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of Pointer Increment” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects a “Pointer Increment” event.</p> <p>0 – Indicates that the “Detection of Pointer Increment” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of Pointer Increment” interrupt has occurred since the last read of this register.</p> |
| 2 | Detection of NDF Pointer Interrupt Status | RUR | <p>Detection of NDF Pointer Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of NDF Pointer” interrupt has occurred since the last read of this register. If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects an NDF Pointer event.</p> <p>0 – Indicates that the “Detection of NDF Pointer” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of NDF Pointer” interrupt has occurred since the last read of this register.</p> |
| 1 | Change of LOP-P Condition Interrupt Status | RUR | <p>Change of LOP-P Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in LOP-P Condition” interrupt has occurred since the last read of this register.</p> <p>If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares an “Loss of Pointer” condition. • When the Receive “STS-1 POH Processor” block clears the “Loss of Pointer” condition. <p>0 – Indicates that the “Change in LOP-P Condition” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in LOP-P Condition” interrupt has</p> |

| | | | |
|---|--|-----|---|
| | | | <p>occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current state of LOP-P by reading out the state of Bit 1 (LOP-P Defect Declared) within the "Receive STS-1 Path – SONET Receive POH Status – Byte 0" Register (Address Location=0xN187).</i></p> |
| 0 | Change of AIS-P Condition Interrupt Status | RUR | <p>Change of AIS-P Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the "Change of AIS-P Condition" Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares an AIS-P condition. • When the Receive STS-1 POH Processor block clears the AIS-P condition. <p>0 – Indicates that the "Change of AIS-P Condition" Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the "Change of AIS-P Condition" Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current state of AIS-P by reading out the state of Bit 0 (AIS-P Defect Declared) within the "Receive STS-1 Path – SONET Receive POH Status – Byte 0" Register (Address Location= 0xN187).</i></p> |

Table 538: Receive STS-1 Path – SONET Receive Path Interrupt Enable – Byte 2 (Address Location = 0xN18D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|---|--|--------|--|--|
| Unused | | | Detection of AIS Pointer Interrupt Enable | Detection of Pointer Change Interrupt Enable | Unused | Change in TIM-P Condition Interrupt Enable | Change in J1 Unstable Condition Interrupt Enable |
| R/O | R/O | R/O | R/W | R/W | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7-5 | Unused | R/O | |
| 4 | Detection of AIS Pointer Interrupt Enable | R/W | <p>Detection of AIS Pointer Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of AIS Pointer” interrupt.</p> <p>If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects an “AIS Pointer”, in the incoming STS-1 data stream.</p> <p>Note: An “AIS Pointer” is defined as a condition in which both the H1 and H2 bytes (within the TOH) are each set to an “All Ones” Pattern.</p> <p>0 – Disables the “Detection of AIS Pointer” Interrupt. 1 – Enables the “Detection of AIS Pointer” Interrupt.</p> |
| 3 | Detection of Pointer Change Interrupt Enable | R/W | <p>Detection of Pointer Change Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of Pointer Change” interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it has accepted a new pointer value.</p> <p>0 – Disables the “Detection of Pointer Change” Interrupt. 1 - Enables the “Detection of Pointer Change” Interrupt.</p> |
| 2 | Unused | R/O | |
| 1 | Change in TIM-P Condition Interrupt Enable | R/W | <p>Change in TIM-P (Trace Identification Mismatch) Condition Interrupt:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in TIM-P Condition” interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • If the TIM-P condition is declared. • If the TIM-P condition is cleared. <p>0 – Disables the “Change in TIM-P Condition” Interrupt. 1 – Enables the “Change in TIM-P Condition” Interrupt.</p> |
| 0 | Change in J1 Unstable Condition Interrupt | R/W | <p>Change in “J1 (Trace Identification Message) Unstable Condition” Interrupt Status:</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|--|--------|--|
| | Enable | <p>Condition” Interrupt Status:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in J1 (Trace Identification) Message Unstable Condition” Interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares the “J1 Unstable” Condition. • When the Receive STS-1 POH Processor block clears the “J1 Unstable” Condition. <p>0 – Disables the “Change in J1 Message Unstable Condition” interrupt.</p> <p>1 – Enables the “Change in J1 Message Unstable Condition” interrupt.</p> |
|--|--------|--|

Table 539: Receive STS-1 Path – SONET Receive Path Interrupt Enable – Byte 1 (Address Location= 0xN18E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------------|---|---|--|------------------------------|---|---|----------------------------------|
| New J1 Message Interrupt Enable | Detection of REI-P Event Interrupt Enable | Change in UNEQ-P Condition Interrupt Enable | Change in PLM-P Condition Interrupt Enable | New C2 Byte Interrupt Enable | Change in C2 Byte Unstable Condition Interrupt Enable | Change in RDI-P Unstable Condition Interrupt Enable | New RDI-P Value Interrupt Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | New J1 Message Interrupt Enable | R/W | <p>New J1 (Trace Identification) Message Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “New J1 Message” Interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it has accepted (or validated) and new J1 (Trace Identification) Message.</p> <p>0 – Disables the “New J1 Message” Interrupt. 1 – Enables the “New J1 Message” Interrupt.</p> |
| 6 | Detection of REI-P Event Interrupt Enable | R/W | <p>Detection of REI-P Event Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of REI-P Event” Interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects an REI-P condition in the coming STS-1 data-stream.</p> <p>0 – Disables the “Detection of REI-P Event” Interrupt. 1 – Enables the “Detection of REI-P Event” Interrupt.</p> |
| 5 | Change in UNEQ-P Condition Interrupt Enable | R/W | <p>Change in UNEQ-P (Path – Unequipped) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in UNEQ-P Condition” interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares the UNEQ-P Condition. • When the Receive STS-1 POH Processor block clears the UNEQ-P Condition. <p>0 – Disables the “Change in UNEQ-P Condition” Interrupt. 1 – Enables the “Change in UNEQ-P Condition” Interrupt.</p> |
| 4 | Change in PLM-P Condition Interrupt Enable | R/W | <p>Change in PLM-P (Path – Payload Mismatch) Condition Interrupt Enable:</p> <p>This READ/WRITE bit permits the user to either enable or disable the “Change in PLM-P Condition” interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---|-----|--|
| | | | <p>block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares the “PLM-P” Condition. • When the Receive STS-1 POH Processor block clears the “PLM-P” Condition. <p>0 – Disables the “Change in PLM-P Condition” Interrupt. 1 – Enables the “Change in PLM-P Condition” Interrupt.</p> |
| 3 | New C2 Byte Interrupt Enable | R/W | <p>New C2 Byte Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “New C2 Byte” Interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt anytime it has accepted a new C2 byte.</p> <p>0 – Disables the “New C2 Byte” Interrupt. 1 – Enables the “New C2 Byte” Interrupt.</p> <p>Note: The user can obtain the value of this “New C2” byte by reading the contents of the “Receive STS-1 Path – Received Path Label Value” Register (Address Location= 0xN196).</p> |
| 2 | Change in C2 Byte Unstable Condition Interrupt Enable | R/W | <p>Change in C2 Byte Unstable Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in C2 Byte Unstable Condition” Interrupt.</p> <p>If this interrupt is enabled , then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares the “C2 Byte Unstable” condition. • When the Receive STS-1 POH Processor block clears the “C2 Byte Unstable” condition. <p>0 – Disables the “Change in C2 Byte Unstable Condition” Interrupt. 1 – Enables the “Change in C2 Byte Unstable Condition” Interrupt.</p> |
| 1 | Change in RDI-P Unstable Condition Interrupt Enable | R/W | <p>Change in RDI-P Unstable Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in RDI-P Unstable Condition” interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares an “RDI-P Unstable” condition. • When the Receive STS-1 POH Processor block clears the “RDI-P Unstable” condition. <p>0 – Disables the “Change in RDI-P Unstable Condition” Interrupt. 1 – Enables the “Change in RDI-P Unstable Condition” Interrupt.</p> |
| 0 | New RDI-P Value Interrupt Enable | R/W | <p>New RDI-P Value Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “New RDI-P Value” interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-1 POH Processor block will generate this interrupt anytime it receives and “validates” a</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|--|
| | | | new RDI-P value. 0 – Disables the “New RDI-P Value” Interrupt. 1 – Enable the “New RDI-P Value” Interrupt. |
|--|--|--|--|

Table 540: Receive STS-1 Path – SONET Receive Path Interrupt Enable – Byte 0 (Address Location= 0xN18F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|---|---|---|---|---|--|--|
| Detection of B3 Byte Error Interrupt Enable | Detection of New Pointer Interrupt Enable | Detection of Unknown Pointer Interrupt Enable | Detection of Pointer Decrement Interrupt Enable | Detection of Pointer Increment Interrupt Enable | Detection of NDF Pointer Interrupt Enable | Change of LOP-P Condition Interrupt Enable | Change of AIS-P Condition Interrupt Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 | Detection of B3 Byte Error Interrupt Enable | R/W | <p>Detection of B3 Byte Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of B3 Byte Error” Interrupt. If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects a B3-byte error in the incoming STS-1 data-stream.</p> <p>0 – Disables the “Detection of B3 Byte Error” interrupt. 1 – Enables the “Detection of B3 Byte Error” interrupt.</p> |
| 6 | Detection of New Pointer Interrupt Enable | R/W | <p>Detection of New Pointer Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of New Pointer” interrupt. If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects a new pointer value in the incoming STS-1 frame.</p> <p>Note: <i>Pointer Adjustments with NDF will not generate this interrupt.</i></p> <p>0 – Disables the “Detection of New Pointer” Interrupt. 1 – Enables the “Detection of New Pointer” Interrupt.</p> |
| 5 | Detection of Unknown Pointer Interrupt Enable | R/W | <p>Detection of Unknown Pointer Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of Unknown Pointer” interrupt. If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects a “Pointer Adjustment” that does not fit into any of the following categories.</p> <ul style="list-style-type: none"> • An Increment Pointer. • A Decrement Pointer • An NDF Pointer • AIS Pointer • New Pointer. <p>0 – Disables the “Detection of Unknown Pointer” Interrupt. 1 – Enables the “Detection of Unknown Pointer” Interrupt.</p> |
| 4 | Detection of Pointer Decrement Interrupt Enable | R/W | <p>Detection of Pointer Decrement Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the “Detection of Pointer Decrement” Interrupt. If the user enables this interrupt, then the Receive STS-1 TOH Processor block will generate an interrupt anytime it detects a “Pointer-Decrement” event.</p> <p>0 – Disables the “Detection of Pointer Decrement” Interrupt.</p> |

| | | | |
|---|---|-----|---|
| | | | 1 – Enables the “Detection of Pointer Decrement” Interrupt. |
| 3 | Detection of Pointer Increment Interrupt Enable | R/W | <p>Detection of Pointer Increment Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of Pointer Increment” Interrupt. If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects a “Pointer Increment” event.</p> <p>0 – Disables the “Detection of Pointer Increment” Interrupt.</p> <p>1 – Enables the “Detection of Pointer Increment” Interrupt.</p> |
| 2 | Detection of NDF Pointer Interrupt Enable | R/W | <p>Detection of NDF Pointer Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of NDF Pointer” Interrupt. If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt anytime it detects an NDF Pointer event.</p> <p>0 – Disables the “Detection of NDF Pointer” interrupt.</p> <p>1 – Enables the “Detection of NDF Pointer” interrupt.</p> |
| 1 | Change of LOP-P Condition Interrupt Enable | R/W | <p>Change of LOP-P Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in LOP (Loss of Pointer)” Condition interrupt. If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares a “Loss of Pointer” condition. • When the Receive STS-1 POH Processor block clears the “Loss of Pointer” condition. <p>0 – Disable the “Change of LOP” Interrupt.</p> <p>1 – Enables the “Change of LOP” Interrupt.</p> <p>Note: The user can determine the current state of “LOP” by reading out the contents of Bit 1 (LOP) within the “Receive STS-1 Path – SONET Receive POH Status – Byte 0” (Address Location= 0xN187).</p> |
| 0 | Change of AIS-P Interrupt Enable | R/W | <p>Change of AIS-P Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of AIS-P (Path AIS)” interrupt. If the user enables this interrupt, then the Receive STS-1 POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-1 POH Processor block declares an “AIS-P” condition. • When the Receive STS-1 POH Processor block clears the “AIS-P” condition. <p>0 – Disables the “Change of AIS-P” Interrupt.</p> <p>1 – Enables the “Change of AIS-P” Interrupt.</p> <p>Note: The user can determine the current state of “AIS-P” by reading out the contents of Bit 0 (AIS-P Defect Declared) within the “Receive STS-1 Path – SONET Receive POH Status – Byte 0” (Address Location= 0xN187).</p> |

Table 541: Receive STS-1 Path – SONET Receive RDI-P Register (Address Location= 0xN193)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
|-------|-------|-------|-------|-------|-------|-------|-------|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | | | | | |
|--------|-------------------|-----|-----|----------------------|-----|-----|-----|
| Unused | RDI-P_ACCEPT[2:0] | | | RDI-P THRESHOLD[3:0] | | | |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------|------|---|
| 7 | Unused | R/O | |
| 6 - 4 | RDI-P_ACCEPT[2:0] | R/O | <p>Accepted RDI-P Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently “accepted” RDI-P (e.g., bits 5, 6 and 7 within the G1 byte) value.</p> <p>Note: A given RDI-P value will be “accepted” by the Receive STS-1 POH Processor block, if this RDI-P value has been consistently received in “RDI-P THRESHOLD[3:0]” number of STS-1 frames.</p> |
| 3 - 0 | RDI-P THRESHOLD[3:0] | R/W | <p>RDI-P Threshold:</p> <p>These READ/WRITE bit-fields permit the user to defined the “RDI-P Acceptance Threshold” for the Receive STS-1 POH Processor Block.</p> <p>The “RDI-P Acceptance Threshold” is the number of consecutive STS-1 frames, in which the Receive STS-1 POH Processor block must receive a given RDI-P value, before it “accepts” or “validates” it.</p> <p>The most recently “accepted” RDI-P value is written into the “RDI-P ACCEPT[2:0]” bit-fields, within this register.</p> |

Table 542: Receive STS-1 Path – Received Path Label Value (Address Location= 0xN196)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Received_C2_Byte_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | Received C2 Byte Value[7:0] | R/O | <p>Received “Filtered” C2 Byte Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently “accepted” C2 byte, via the Receive STS-1 POH Processor block.</p> <p>The Receive STS-1 POH Processor block will “accept” a C2 byte value (and load it into these bit-fields) if it has received a consistent C2 byte, in five (5) consecutive STS-1 frames.</p> <p>Note: <i>The Receive STS-1 POH Processor block uses this register, along the “Receive STS-1 Path – Expected Path Label Value” Register (Address Location = 0xN197), when declaring or clearing the UNEQ-P and PLM-P alarm conditions.</i></p> |

Table 543: Receive STS-1 Path – Expected Path Label Value (Address Location= 0xN197)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Expected_C2_Byte_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|---|
| 7 - 0 | Expected C2 Byte Value[7:0] | R/W | <p>Expected C2 Byte Value:</p> <p>These READ/WRITE bit-fields permits the user to specify the C2 (Path Label Byte) value, that the Receive STS-1 POH Processor block should expect when declaring or clearing the UNEQ-P and PLM-P alarm conditions.</p> <p>If the contents of the “Received C2 Byte Value[7:0]” (see “Receive STS-1 Path – Received Path Label Value” register) matches the contents in these register, then the Receive STS-1 POH will not declare any alarm conditions.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 544: Receive STS-1 Path – B3 Error Count Register – Byte 3 (Address Location= 0xN198)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B3_Error_Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7 - 0 | B3_Error_Count[31:24] | RUR | <p>B3 Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Path – B3 Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a B3 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B3 Error Type is configured to be “bit errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of bits, within the B3 value that are in error. 2. If the B3 Error Type is configured to be “frame errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of frames that contain erred B3 bytes. |

Table 545: Receive STS-1 Path – B3 Error Count Register – Byte 2 (Address Location= 0xN199)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B3_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7 - 0 | B3_Error_Count[23:16] | RUR | <p>B3 Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Path – B3 Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a B3 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B3 Error Type is configured to be “bit errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of bits, within the B3 value that are in error. 2. If the B3 Error Type is configured to be “frame errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of frames that contain erred B3 bytes. |

Table 546: Receive STS-1 Path – B3 Error Count Register – Byte 1 (Address Location= 0xN19A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------|-------|-------|-------|-------|-------|-------|-------|
| B3_Error_Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------|------|--|
| 7 - 0 | B3_Error_Count[15:8] | RUR | <p>B3 Error Count – (Bits 15 through 8):</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Path – B3 Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a B3 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B3 Error Type is configured to be “bit errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of bits, within the B3 value that are in error. 2. If the B3 Error Type is configured to be “frame errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of frames that contain erred B3 bytes. |

Table 547: Receive STS-1 Path – B3 Error Count Register – Byte 0 (Address Location= 0xN19B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|
| B3_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------|------|---|
| 7 - 0 | B3_Error_Count[7:0] | RUR | <p>B3 Error Count - LSB:</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Path – B3 Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a B3 byte error.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the B3 Error Type is configured to be “bit errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of bits, within the B3 value that are in error. 2. If the B3 Error Type is configured to be “frame errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of frames that contain erred B3 bytes. |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 548: Receive STS-1 Path – REI-P Error Count Register – Byte 3 (Address Location= 0xN19C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_P_Error_Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|--|
| 7 - 0 | REI_P_Error_Count[31:24] | RUR | <p>REI-P Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Path – REI-P Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a Path - Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-P Error Type is configured to be “bit errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the nibble-value within the REI-P field of the incoming G1 byte. 2. If the REI-P Error Type is configured to be “frame errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-P values. |

Table 549: Receive STS-1 Path – REI_P Error Count Register – Byte 2 (Address Location= 0xN19D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_P_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|--|
| 7 - 0 | REI_P_Error_Count[23:16] | RUR | <p>REI-P Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Path – REI-P Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a Path – Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-P Error Type is configured to be “bit errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the nibble-value within the REI-P field of the incoming G1 byte. 2. If the REI-P Error Type is configured to be “frame errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-P values. |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 550: Receive STS-1 Path – REI_P Error Count Register – Byte 1 (Address Location= 0xN19E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_P_Error_Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 - 0 | REI_P_Error_Count[15:8] | RUR | <p>REI-P Error Count – (Bits 15 through 8)</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Path – REI-P Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a Path –Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-P Error Type is configured to be “bit errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the nibble-value within the REI-P field of the incoming G1 byte. 2. If the REI-P Error Type is configured to be “frame errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-P values. |

Table 551: Receive STS-1 Path – REI_P Error Count Register – Byte 0 (Address Location= 0xN19F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_P_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 0 | REI_P_Error_Count[7:0] | RUR | <p>REI-P Error Count – LSB:</p> <p>This RESET-upon-READ register, along with “Receive STS-1 Path – REI-P Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Receive STS-1 POH Processor block detects a Path – Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-P Error Type is configured to be “bit errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the nibble-value within the REI-P field of the incoming G1 byte. 2. If the REI-P Error Type is configured to be “frame errors”, then the Receive STS-1 POH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-P values. |

Table 552: Receive STS-1 Path – Receive J1 Control Register (Address Location= 0xN1A3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|---------------------------------------|------------------|--------------|---------------------|-------|
| Unused | | | Receive J1 Message Buffer Read Select | Accept Threshold | Message Type | Message Length[1:0] | |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | |
|------------|--|------|---|------------|-----------------------------------|----|--------|
| 7 – 5 | Unused | R/O | | | | | |
| 4 | Received J1 Message Buffer Read Select | R/W | <p>J1 Buffer Read Selection:</p> <p>This READ/WRITE bit-field permits a user to specify which of the following buffer segments to read.</p> <ul style="list-style-type: none"> c. Valid Message Buffer d. Expected Message Buffer <p>0 – Executing a READ to the Receive J1 Trace Buffer, will return contents within the “Valid Message” buffer.</p> <p>1 – Executing a READ to the Receive J1 Trace Buffer, will return contents within the “Expected Message Buffer”.</p> <p>Note: In the case of the Receive STS-1 POH Processor block, the “Receive J1 Trace Buffer” is located at Address Location 0xN500 through 0xN53F.</p> | | | | |
| 3 | Accept Threshold | R/W | <p>Message Accept Threshold:</p> <p>This READ/WRITE bit-field permits a user to select the number of consecutive times that the Receive STS-1 POH Processor block must receive a given J1 Trace Message, before it is accepted, as described below.</p> <p>0 – The Receive STS-1 POH Processor block accepts the J1 Message after it has received it the third time in succession.</p> <p>1 – The Receive SONET POH Processor block accepts the J1 Message after it has received in the fifth time in succession.</p> | | | | |
| 2 | Message Type | R/O | <p>Message Alignment Type:</p> <p>This READ/WRITE bit-field permits a user to specify have the Receive STS-1 POH Processor block will locate the boundary of the J1 Trace Message, as indicated below.</p> <p>0 – Message boundary is indicated by “Line Feed”.</p> <p>1 – Message boundary is indicated by the presence of a “1” in the MSB of a the first byte (within the J1 Trace Message).</p> | | | | |
| 1 – 0 | Message Length[1:0] | R/W | <p>J1 Message Length[1:0]:</p> <p>These READ/WRITE bit-fields permit the user to specify the length of the J1 Trace Message, that the Receive STS-1 POH Processor block will receive. The relationship between the content of these bit-fields and the corresponding J1 Trace Message Length is presented below.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>MSG LENGTH</th> <th>Resulting J1 Trace Message Length</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>1 Byte</td> </tr> </tbody> </table> | MSG LENGTH | Resulting J1 Trace Message Length | 00 | 1 Byte |
| MSG LENGTH | Resulting J1 Trace Message Length | | | | | | |
| 00 | 1 Byte | | | | | | |

XRT94L33

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | | | |
|--|--|--|-------|----------|--|
| | | | 01 | 16 Bytes | |
| | | | 10/11 | 64 Bytes | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 553: Receive STS-1 Path – Pointer Value – Byte 1 (Address Location= 0xN1A6)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-----------------------------------|-------|
| Unused | | | | | | Current_Pointer Value MSB[9:8] | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|--|
| 7 - 2 | Unused | R/O | |
| 1 – 0 | Current_Pointer_Value_MSB[7:0] | R/O | <p>Current Pointer Value – MSB:</p> <p>These READ-ONLY bit-fields, along with that from the “Receive STS-1 Path – Pointer Value – Byte 0” Register combine to reflect the current value of the pointer that the “Receive STS-1 POH Processor” block is using to locate the SPE within the incoming STS-1 data stream.</p> <p><i>Note:</i> These register bits comprise the Upper Byte value of the Pointer Value.</p> |

Table 554: Receive STS-1 Path – Pointer Value – Byte 0 (Address Location= 0xN1A7)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Current_Pointer_Value_LSB[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|--|
| 7 – 0 | Current_Pointer_Value_LSB[7:0] | R/O | <p>Current Pointer Value – LSB:</p> <p>These READ-ONLY bit-fields, along with that from the “Receive STS-1 Path – Pointer Value – Byte 1” Register combine to reflect the current value of the pointer that the “Receive STS-1 POH Processor” block is using to locate the SPE within the incoming STS-1 data stream.</p> <p><i>Note:</i> These register bits comprise the Lower Byte value of the Pointer Value.</p> |

Table 555: Receive STS-1 Path – AUTO AIS Control Register (Address Location= 0xN1BB)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|---|---|--|--|--|--|------------------------------------|
| Unused | Transmit AIS-P (Downstream) Upon C2 Byte Unstable | Transmit AIS-P (Downstream) Upon UNEQ-P | Transmit AIS-P (Downstream) Upon PLM-P | Transmit AIS-P (Downstream) Upon J1 Message Unstable | Transmit AIS-P (Downstream) upon TIM-P | Transmit AIS-P (Downstream) upon LOP-P | Transmit AIS-P (Downstream) Enable |
| R/O | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | Unused | R/O | |
| 6 | Transmit AIS-P (Downstream) upon C2 Byte Unstable | R/W | <p>Transmit Path AIS upon Detection of Unstable C2 Byte:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 POH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Transmit SONET POH Processor blocks), anytime it detects an Unstable C2 Byte condition in the “incoming” STS-1 data-stream.</p> <p>0 – Does not configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable C2 Byte” condition.</p> <p>1 – Configures the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable C2 Byte” condition.</p> <p>Note: The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</p> |
| 5 | Transmit AIS-P (Downstream) upon UNEQ-P | R/W | <p>Transmit Path AIS upon Detection of Path-Unequipped Defect (UNEQ-P):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 POH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Transmit SONET POH Processor blocks), anytime it declares an UNEQ-P condition.</p> <p>0 – Does not configure the Receive STS-1 POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the UNEQ-P defect.</p> <p>1 – Configures the Receive STS-1 POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the UNEQ-P defect.</p> <p>Note: The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</p> |
| 4 | Transmit AIS-P (Downstream) upon PLM-P | R/W | <p>Transmit Path AIS upon Detection of Path-Payload Label Mismatch Defect (PLM-P):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 POH Processor block to automatically transmit a Path AIS</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--|-----|---|
| | | | <p>(AIS-P) Indicator via the “downstream” traffic (e.g., towards the Transmit SONET POH Processor blocks), anytime it declares an PLM-P condition.</p> <p>0 – Does not configure the Receive STS-1 POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the PLM-P defect.</p> <p>1 – Configures the Receive STS-1 POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the PLM-P defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 3 | Transmit AIS-P (Downstream) upon J1 Message Unstable | R/W | <p>Transmit Path AIS upon Detection of Unstable 1 Message:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 POH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Transmit SONET POH Processor blocks), anytime it detects an Unstable J1 Message condition in the “incoming” STS-1 data-stream.</p> <p>0 – Does not configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable J1 Message” condition.</p> <p>1 – Configures the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable J1 Message” condition.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 2 | Transmit AIS-P (Downstream) upon TIM-P | R/W | <p>Transmit Path AIS upon Detection of Path-Trace Identification Message Mismatch Defect (TIM-P):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 POH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Transmit SONET POH Processor blocks), anytime it declares a TIM-P condition.</p> <p>0 – Does not configure the Receive STS-1 POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the TIM-P defect.</p> <p>1 – Configures the Receive STS-1 POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the TIM-P defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 1 | Transmit AIS-P (Downstream) upon LOP-P | R/W | <p>Transmit Path AIS upon Detection of Loss of Pointer (LOP-P):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-1 POH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Transmit SONET POH Processor blocks), anytime it declares an LOP-P condition.</p> <p>0 – Does not configure the Receive STS-1 POH Processor block to</p> |

| | | | |
|---|------------------------------------|-----|--|
| | | | <p>transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the LOP-P defect.</p> <p>1 – Configures the Receive STS-1 POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the LOP-P defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 0 | Transmit AIS-P (Downstream) Enable | R/W | <p>Automatic Transmission of AIS-P Enable:</p> <p>This READ/WRITE bit-field serves two purposes.</p> <p>It permits the user to configure the Receive STS-1 POH Processor block to automatically transmit the Path AIS indicator, via the downstream traffic (e.g., towards the Transmit SONET POH Processor blocks), upon detection of an UNEQ-P, PLM-P, LOP-P or LOS conditions.</p> <p>It also permits the user to configure the Receive STS-1 POH Processor block to automatically transmit a Path (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Transmit SONET POH Processor blocks) anytime it detects an AIS-P condition in the “incoming” STS-1 data-stream.</p> <p>0 – Configures the Receive STS-1 POH Processor block to NOT automatically transmit the AIS-P indicator (via the “downstream” traffic) upon detection of any of the “above-mentioned” conditions.</p> <p>1 – Configures the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) upon detection of any of the “above-mentioned” condition.</p> <p>Note: <i>The user must also set the corresponding bit-fields (within this register) to “1” in order to configure the Receive STS-1 POH Processor block to automatically transmit the AIS-P indicator upon detection of a given alarm/defect condition.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 556: Receive STS-1 Path – SONET Receive Auto Alarm Register – Byte 0 (Address Location= 0xN1C3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|---|---|---|--|---|---|--|
| Unused | Transmit AIS-P (via Downstream STS-1s) upon LOP-P | Transmit AIS-P (via Downstream STS-1s) upon PLM-P | Transmit AIS-P (via Downstream STS-1s) upon LCD-P | Transmit AIS-P (via Downstream STS-1s) upon UNEQ-P | Transmit AIS-P (via Downstream STS-1s) upon TIM-P | Transmit AIS-P (via Downstream STS-1s) upon AIS-P | Transmit DS3 AIS (via Downstream DS3) upon PDI-P |
| R/O | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 | Unused | R/O | |
| 6 | Transmit AIS-P (via Downstream STS-1s) upon LOP-P | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon LOP-P</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (within the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the LOP-P defect.</p> <p>0 – Does not configure the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the LOP-P defect.</p> <p>1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the LOP-P defect.</p> |
| 5 | Transmit AIS-P (via Downstream STS-1s) upon PLM-P | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon PLM-P:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (within the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal, anytime the Receive STS-1 POH Processor block declares the PLM-P defect.</p> <p>0 – Does not configure the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the PLM-P defect.</p> <p>1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the PLM-P defect.</p> |
| 4 | Transmit AIS-P (via Downstream STS-1s) upon LCD-P | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon LCD-P:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-1 POH Processor block (within the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal, anytime the Receive SONET POH</p> |

| | | | |
|---|--|-----|---|
| | | | <p>Processor block declares the LCD-P defect.</p> <p>0 – Does not configure the corresponding Transmit STS-1 POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive SONET POH Processor block declares the LCD-P defect.</p> <p>1 – Configures the corresponding Transmit STS-1 POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive SONET POH Processor block declares the LCD-P defect.</p> |
| 3 | Transmit AIS-P (via Downstream STS-1s) upon UNEQ-P | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon UNEQ-P:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (within the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal, (within the outbound STS-3 signal) anytime the Receive STS-1 POH Processor block declares the UNEQ-P defect.</p> <p>0 – Does not configure the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the UNEQ-P defect.</p> <p>1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the UNEQ-P defect.</p> |
| 2 | Transmit AIS-P (via Downstream STS-1s) upon TIM-P | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon TIM-P:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (within the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the TIM-P defect.</p> <p>0 – Does not configure the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the TIM-P defect.</p> <p>1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the TIM-P defect.</p> |
| 1 | Transmit AIS-P (via Downstream STS-1s) upon AIS-P | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon AIS-P:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit SONET POH Processor block (within the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the AIS-P defect.</p> <p>0 – Does not configure the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal (within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the AIS-P defect.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--------|-----|---|
| | | | 1 – Configures the corresponding Transmit SONET POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal A(within the outbound STS-3 signal), anytime the Receive STS-1 POH Processor block declares the AIS-P defect. |
| 0 | Unused | R/O | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 557: Receive STS-1 Path – Receive J1 Byte Capture Register (Address Location= 0xN1D3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| J1_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | J1_Byte_Captured_Value[7:0] | R/O | <p>J1 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the J1 byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new J1 byte value.</p> |

Table 558: Receive STS-1 Path – Receive B3 Byte Capture Register (Address Location= 0xN1D7)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| B3_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | B3_Byte_Captured_Value[7:0] | R/O | <p>B3 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the B3 byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new B3 byte value.</p> |

Table 559: Receive STS-1 Path – Receive C2 Byte Capture Register (Address Location= 0xN1DB)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| C2_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | C2_Byte_Captured_Value[7:0] | R/O | <p>C2 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the C2 byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new C2 byte value.</p> |

Table 560: Receive STS-1 Path – Receive G1 Byte Capture Register (Address Location= 0xN1DF)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| G1_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | G1_Byte_Captured_Value[7:0] | R/O | <p>G1 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the G1 byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new G1 byte value.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 561: Receive STS-1 Path – Receive F2 Byte Capture Register (Address Location=0xN1E3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| F2_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | F2_Byte_Captured_Value[7:0] | R/O | <p>F2 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the F2 byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new F2 byte value.</p> |

Table 562: Receive STS-1 Path – Receive H4 Byte Capture Register (Address Location= 0xN1E7)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| H4_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | H4_Byte_Captured_Value[7:0] | R/O | <p>H4 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the H4 byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new H4 byte value.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 563: Receive STS-1 Path – Receive Z3 Byte Capture Register (Address Location= 0xN1EB)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Z3_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | Z3_Byte_Captured_Value[7:0] | R/O | <p>Z3 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the Z3 byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new Z3 byte value.</p> |

Table 564: Receive STS-1 Path – Receive Z4 (K3) Byte Capture Register (Address Location= 0xN1EF)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Z4(K3)_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------|------|---|
| 7 – 0 | Z4(K3)_Byte_Captured_Value[7:0] | R/O | <p>Z4 (K3) Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the Z4 (K3) byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new Z4 (K3) byte value.</p> |

Table 565: Receive STS-1 Path – Receive Z5 Byte Capture Register (Address Location= 0xN1F3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Z5_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | Z5_Byte_Captured_Value[7:0] | R/O | <p>Z5 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the Z5 byte, within the most recently received STS-1 frame.</p> <p>This particular value is stored in this register for one STS-1 frame period. During the next STS-1 frame period, this value will be overridden with a new Z5 byte value.</p> |


1.12 DS3/E3 FRAMER BLOCK

The register map for the DS3/E3 Framer Block is presented in the Table below. Additionally, a detailed description of each of the “DS3/E3 Framer” block registers is presented below.

In order to provide some orientation for the reader, an illustration of the Functional Block Diagram for the XRT94L33, with the “DS3/E3 Framer Block “highlighted” is presented below in

Figure 13.

Figure 13: Illustration of the Functional Block Diagram of the XRT94L33, with the DS3/E3 Framer Block “Highlighted”



1.12.1 DS3/E3 FRAMER BLOCK REGISTER

Table 566: DS3/E3 Framer Block Control Register Map

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|--------------------|---|----------------|
| 0x00 | 0xN300 | Operating Mode Register | 0x23 |
| 0x01 | 0xN301 | I/O Control Register | 0xA0 |
| 0x02 – 0x03 | 0xN302, 0xN303 | Reserved | 0x00 |
| 0x04 | 0xN304 | Block Interrupt Enable Register | 0x00 |
| 0x05 | 0xN305 | Block Interrupt Status Register | 0x00 |
| 0x06 – 0x0B | 0xN306 – 0xN30B | Reserved | 0x00 |
| 0x0C | 0xN30C | Test Register | 0x00 |
| 0x0D – 0x0F | 0xN30D – 0xN30F | Reserved | 0x00 |
| 0x10 | 0xN310 | RxDS3 Configuration and Status Register Rx E3 Configuration and Status Register # 1 – G.832 Rx E3 Configuration and Status Register # 1 – G.751 | 0x02 |
| 0x11 | 0xN311 | RxDS3 Status Register Rx E3 Configuration and Status Register # 2 – G.832 Rx E3 Configuration and Status Register # 2 – G.751 | 0x67 |
| 0x12 | 0xN312 | RxDS3 Interrupt Enable Register Rx E3 Interrupt Enable Register # 1 – G.832 Rx E3 Interrupt Enable Register # 1 – G.751 | 0x00 |
| 0x13 | 0xN313 | RxDS3 Interrupt Status Register Rx E3 Interrupt Enable Register # 2 – G.832 Rx E3 Interrupt Enable Register # 2 – G.751 | 0x00 |
| 0x14 | 0xN314 | RxDS3 Sync Detect Enable Register Rx E3 Interrupt Status Register # 1 – G.832 Rx E3 Interrupt Status Register # 1 – G.751 | 0x00 |
| 0x15 | 0xN315 | Rx E3 Interrupt Status Register # 2 – G.832 Rx E3 Interrupt Status Register # 2 – G.751 | 0x00 |
| 0x16 | 0xN316 | RxDS3 FEAC Register | 0x7E |
| 0x17 | 0xN317 | RxDS3 FEAC Interrupt Enable/Status Register | 0x00 |
| 0x18 | 0xN318 | RxDS3 LAPD Control Register Rx E3 LAPD Control Register | 0x00 |
| 0x19 | 0xN319 | RxDS3 LAPD Status Register | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| | | RxE3 LAPD Status Register | |
| 0x1A | 0xN31A | RxE3 NR Byte Register – G.832 RxE3 Service Bit Register – G.751 | 0x00 |
| 0x1B | 0xN31B | RxE3 GC Byte Register – G.832 | 0x00 |
| 0x1C | 0xN31C | RxE3 TTB-0 Register – G.832 | 0x00 |
| 0x1D | 0xN31D | RxE3 TTB-1 Register – G.832 | 0x00 |
| 0x1E | 0xN31E | RxE3 TTB-2 Register – G.832 | 0x00 |
| 0x1F | 0xN31F | RxE3 TTB-3 Register – G.832 | 0x00 |
| 0x20 | 0xN320 | RxE3 TTB-4 Register – G.832 | 0x00 |
| 0x21 | 0xN321 | RxE3 TTB-5 Register – G.832 | 0x00 |
| 0x22 | 0xN322 | RxE3 TTB-6 Register – G.832 | 0x00 |
| 0x23 | 0xN323 | RxE3 TTB-7 Register – G.832 | 0x00 |
| 0x24 | 0xN324 | RxE3 TTB-8 Register – G.832 | 0x00 |
| 0x25 | 0xN325 | RxE3 TTB-9 Register – G.832 | 0x00 |
| 0x26 | 0xN326 | RxE3 TTB-10 Register – G.832 | 0x00 |
| 0x27 | 0xN327 | RxE3 TTB-11 Register – G.832 | 0x00 |
| 0x28 | 0xN328 | RxE3 TTB-12 Register – G.832 | 0x00 |
| 0x29 | 0xN329 | RxE3 TTB-13 Register – G.832 | 0x00 |
| 0x2A | 0xN32A | RxE3 TTB-14 Register – G.832 | 0x00 |
| 0x2B | 0xN32B | RxE3 TTB-15 Register – G.832 | 0x00 |
| 0x2C | 0xN32C | RxE3 SSM Register – G.832 | 0x00 |
| 0x2D – 0x2E | 0xN32D – 0xN32E | Reserved | 0x00 |
| 0x2F | 0xN32F | RxDS3 Pattern Register | 0x0C |
| 0x30 | 0xN330 | TxDS3 Configuration Register TxE3 Configuration Register – G.832 TxE3 Configuration Register – G.751 | 0x00 |
| 0x31 | 0xN331 | TxDS3 FEAC Configuration and Status Register | 0x00 |
| 0x32 | 0xN332 | TxDS3 FEAC Register | 0x7E |
| 0x33 | 0xN333 | TxDS3 LAPD Configuration Register TxE3 LAPD Configuration Register | 0x08 |
| 0x34 | 0xN334 | TxDS3 LAPD Status/Interrupt Register TxE3 LAPD Status/Interrupt Register | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x35 | 0xN335 | TxDS3 M-Bit Mask Register TxE3 GC Byte Register – G.832 TxE3 Service Bits Register – G.751 | 0x00 |
| 0x36 | 0xN336 | TxDS3 F-Bit Mask # 1 Register TxE3 MA Byte Register – G.832 | 0x00 |
| 0x37 | 0xN337 | TxDS3 F-Bit Mask # 2 Register TxE3 NR Byte Register – G.832 | 0x00 |
| 0x38 | 0xN338 | TxDS3 F-Bit Mask # 3 Register TxE3 TTB-0 Register – G.832 | 0x00 |
| 0x39 | 0xN339 | TxDS3 F-Bit Mask # 4 Register TxE3 TTB-1 Register – G.832 | 0x00 |
| 0x3A | 0xN33A | TxE3 TTB-2 Register – G.832 | 0x00 |
| 0x3B | 0xN33B | TxE3 TTB-3 Register – G.832 | 0x00 |
| 0x3C | 0xN33C | TxE3 TTB-4 Register – G.832 | 0x00 |
| 0x3D | 0xN33D | TxE3 TTB-5 Register – G.832 | 0x00 |
| 0x3E | 0xN33E | TxE3 TTB-6 Register – G.832 | 0x00 |
| 0x3F | 0xN33F | TxE3 TTB-7 Register – G.832 | 0x00 |
| 0x40 | 0xN340 | TxE3 TTB-8 Register – G.832 | 0x00 |
| 0x41 | 0xN341 | TxE3 TTB-9 Register – G.832 | 0x00 |
| 0x42 | 0xN342 | TxE3 TTB-10 Register – G.832 | 0x00 |
| 0x43 | 0xN343 | TxE3 TTB-11 Register – G.832 | 0x00 |
| 0x44 | 0xN344 | TxE3 TTB-12 Register – G.832 | 0x00 |
| 0x45 | 0xN345 | TxE3 TTB-13 Register – G.832 | 0x00 |
| 0x46 | 0xN346 | TxE3 TTB-14 Register – G.832 | 0x00 |
| 0x47 | 0xN347 | TxE3 TTB-15 Register – G.832 | 0x00 |
| 0x48 | 0xN348 | TxE3 FA1 Error Mask Register – G.832 TxE3 FAS Error Mask Upper Register – G.751 | 0x00 |
| 0x49 | 0xN349 | TxE3 FA2 Error Mask Register – G.832 TxE3 FAS Error Mask Lower Register – G.751 | 0x00 |
| 0x4A | 0xN34A | TxE3 BIP-8 Mask Register – G.832 TxE3 BIP-4 Mask Register – G.751 | 0x00 |
| 0x4B | 0xN34B | Tx SSM Register – G.832 | 0x00 |
| 0x4C | 0xN34C | TxDS3 Pattern Register | 0x0C |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x4D | 0xN34D | Receive DS3/E3 AIS/PDI-P Alarm Enable Register | 0x00 |
| 0x4E | 0xN34E | PMON Excessive Zero Count Register - MSB | 0x00 |
| 0x4F | 0xN34F | PMON Excessive Zero Count Register - LSB | 0x00 |
| 0x50 | 0xN350 | PMON LCV Event Count Register - MSB | 0x00 |
| 0x51 | 0xN351 | PMON LCV Event Count Register - LSB | 0x00 |
| 0x52 | 0xN352 | PMON Framing Bit/Byte Error Count Register - MSB | 0x00 |
| 0x53 | 0xN353 | PMON Framing Bit/Byte Error Count Register - LSB | 0x00 |
| 0x54 | 0xN354 | PMON Parity Error Event Count Register - MSB | 0x00 |
| 0x55 | 0xN355 | PMON Parity Error Event Count Register - LSB | 0x00 |
| 0x56 | 0xN356 | PMON FEBE Event Count Register - MSB | 0x00 |
| 0x57 | 0xN357 | PMON FEBE Event Count Register - LSB | 0x00 |
| 0x58 | 0xN358 | PMON CP-Bit Error Count Register - MSB | 0x00 |
| 0x59 | 0xN359 | PMON CP-Bit Error Count Register - LSB | 0x00 |
| 0x5A | 0xN35A | PMON PLCP BIP-8 Error Count Register – MSB | 0x00 |
| 0x5B | 0xN35B | PMON PLCP BIP-8 Error Count Register – LSB | 0x00 |
| 0x5C | 0xN35C | PMON PLCP Framing Byte Error Count Register – MSB | 0x00 |
| 0x5D | 0xN35D | PMON PLCP Framing Byte Error Count Register – LSB | 0x00 |
| 0x5E | 0xN35E | PMON PLCP FEBE Error Count Register – MSB | 0x00 |
| 0x5F | 0xN35F | PMON PLCP FEBE Error Count Register – LSB | 0x00 |
| 0x60 – 0x67 | 0xN360 – 0xN367 | Reserved | 0x00 |
| 0x68 | 0xN368 | PMON PRBS Bit Error Count Register - MSB | 0x00 |
| 0x69 | 0xN369 | PMON PRBS Bit Error Count Register - LSB | 0x00 |
| 0x6A – 0x6B | 0xN36A – 0xN36B | Reserved | 0x00 |
| 0x6C | 0xN36C | PMON Holding Register | 0x00 |
| 0x6D | 0xN36D | One Second Error Status Register | 0x00 |
| 0x6E | 0xN36E | One Second – LCV Count Accumulator Register - MSB | 0x00 |
| 0x6F | 0xN36F | One Second – LCV Count Accumulator Register - LSB | 0x00 |
| 0x70 | 0xN370 | One Second – Parity Error Accumulator Register - MSB | 0x00 |
| 0x71 | 0xN371 | One Second – Parity Error Accumulator Register - LSB | 0x00 |
| 0x72 | 0xN372 | One Second – CP Bit Error Accumulator Register - MSB | 0x00 |
| 0x73 | 0xN373 | One Second – CP Bit Error Accumulator Register – LSB | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|---|----------------|
| 0x74 – 0x7F | 0xN374 – 0xN37F | Reserved | 0x00 |
| 0x80 | 0xN380 | Line Interface Drive Register | 0x00 |
| 0x81 | 0xN381 | Reserved | 0x00 |
| 0x82 | 0xN382 | Reserved | 0x00 |
| 0x83 | 0xN383 | TxLAPD Byte Count Register | 0x00 |
| 0x84 | 0xN384 | RxLAPD Byte Count Register | 0x00 |
| 0x85 – 0x8F | 0xN385 – 0xN38F | Reserved | 0x00 |
| 0x90 | 0xN390 | Receive PLCP Configuration and Status Register | 0x06 |
| 0x91 | 0xN391 | Receive PLCP Interrupt Enable Register | 0x00 |
| 0x92 | 0xN392 | Receive PLCP Interrupt Status Register | 0x00 |
| 0x93 – 0x97 | 0xN393 – 0xN397 | Reserved | 0x00 |
| 0x98 | 0xN398 | Transmit PLCP A1 Byte Error Mask Register | 0x00 |
| 0x99 | 0xN399 | Transmit PLCP A2 Byte Error Mask Register | 0x00 |
| 0x9A | 0xN39A | Transmit PLCP BIP-8 Error Mask Register | 0x00 |
| 0x9B | 0xN39B | Transmit PLCP G1 Byte Register | 0x00 |
| 0x9C – 0xAF | 0xN39C – 0xN3AF | Reserved | 0x00 |
| 0xB0 | 0xN3B0 | Transmit LAPD Memory Indirect Address Register | 0x00 |
| 0xB1 | 0xN3B1 | Transmit LAPD Memory Indirect Data Register | 0x00 |
| 0xB2 | 0xN3B2 | Receive LAPD Memory Indirect Address Register | 0x00 |
| 0xB3 | 0xN3B3 | Receive LAPD Memory Indirect Data Register | 0x00 |
| 0xB4 – 0xEF | 0xN3B4 – 0xN3EF | Reserved | 0x00 |
| 0xF0 | 0xN3F0 | Receive DS3/E3 Configuration Register – Secondary Frame Synchronizer Block – Byte 1 | 0x10 |
| 0xF1 | 0xN3F1 | Receive DS3/E3 Configuration Register – Secondary Frame Synchronizer Block – Byte 0 | 0x10 |
| 0xF2 | 0xN3F2 | Receive DS3/E3 AIS/PDI-P Alarm Enable Register – Secondary Frame Synchronizer Block | 0x00 |
| 0xF3 – 0xF7 | 0xN3F3 – 0xN3F7 | Reserved | 0x00 |
| 0xF8 | 0xN3F8 | Receive DS3/E3 Interrupt Enable Register – Secondary Frame Synchronizer Block | 0x00 |
| 0xF9 | 0xN3F9 | Receive DS3/E3 Interrupt Status Register – Secondary Frame Synchronizer Block | 0x00 |

1.12.2 DS3/E3 FRAMER BLOCK REGISTER DESCRIPTION

Table 567: Operating Mode Register (Address Location= 0xN300)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------|-------|---------------------|-------|------------|--------------|----------------|-------|
| Local Loop Back | IsDS3 | Internal LOS Enable | RESET | Direct Map | Frame Format | TimRefSel[1:0] | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | | | | | | | | | | | | |
|---------------|----------------------|-------------------|---|---------------|----------------------|----------------|---|---|-----------------|---|---|-----------------|---|---|-------------------|---|---|----------|
| 7 | Local Loop Back | R/W | <p>Framer Block Local Loop-back Mode:</p> <p>This READ/WRITE bit field configures the Frame Generator/Frame Synchronizer blocks to operate in the Local Loop-back Mode. If the Frame Generator/Frame Synchronizer blocks are configured to operate in the Local Loop-back Mode, then the TxPOS_n, TxNEG_n and TxLineClk signal is internally looped back into the RxPOS_n, RxNEG_n and RxLineClk signals.</p> <p>0 – Normal Operating Mode 1 – Local Loop-back Mode</p> | | | | | | | | | | | | | | | |
| 6 | IsDS3 | R/W | <p>Is DS3 Mode:</p> <p>This READ/WRITE bit-field, along with Bit 2 (Frame Format), permits the user to configure the Frame Generator/Frame Synchronizer block to operate in the appropriate framing format. The relationship between the state of this bit-field, Bit 2 and the resulting framing format is presented below.</p> <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Bit 6 (IsDS3)</th> <th>Bit 2 (Frame Format)</th> <th>Framing Format</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>E3, ITU-T G.751</td> </tr> <tr> <td>0</td> <td>1</td> <td>E3, ITU-T G.832</td> </tr> <tr> <td>1</td> <td>0</td> <td>DS3, C-bit Parity</td> </tr> <tr> <td>1</td> <td>1</td> <td>DS3, M13</td> </tr> </tbody> </table> | Bit 6 (IsDS3) | Bit 2 (Frame Format) | Framing Format | 0 | 0 | E3, ITU-T G.751 | 0 | 1 | E3, ITU-T G.832 | 1 | 0 | DS3, C-bit Parity | 1 | 1 | DS3, M13 |
| Bit 6 (IsDS3) | Bit 2 (Frame Format) | Framing Format | | | | | | | | | | | | | | | | |
| 0 | 0 | E3, ITU-T G.751 | | | | | | | | | | | | | | | | |
| 0 | 1 | E3, ITU-T G.832 | | | | | | | | | | | | | | | | |
| 1 | 0 | DS3, C-bit Parity | | | | | | | | | | | | | | | | |
| 1 | 1 | DS3, M13 | | | | | | | | | | | | | | | | |
| 5 | Internal LOS Enable | R/W | <p>Internal LOS Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the “Internal LOS Detector”, within the Frame Synchronizer block.</p> <p>0 – Internal LOS Detector is disabled. 1 – Internal LOS Detector is enabled.</p> | | | | | | | | | | | | | | | |
| 4 | RESET | R/W | <p>Software RESET Input:</p> <p>A “0” to “1” transition in this bit-field commands a Software RESET to the Channel. Once the user executes a Software reset to the frame, all of the internal state machines will be reset; and the Frame Synchronizer block will execute a “Reframe” operation.</p> <p>Note: For a Software Reset, the contents of the Command Register will not be reset to their default values.</p> | | | | | | | | | | | | | | | |
| 3 | Direct Map | R/W | <p>Direct Map:</p> <p>The READ/WRITE bit-field permits the user to configure the DS3/E3 framer</p> | | | | | | | | | | | | | | | |

| | | | <p>block to bypass the PLCP processor block.</p> <p>0 – PLCP processor block is bypassed</p> <p>1 – PLCP processor block is used in the design</p> | | | | | | | | | | | | | | | |
|----------------|---|-------------------|---|----------------|----------------------|-------------------|----|---|-----------------|----|---|-----------------|----|---|-------------------|----|---|--------------|
| 2 | Frame Format | R/W | <p>Frame Format:</p> <p>This READ/WRITE bit-field, along with Bit 6 (IsDS3), permits the user to configure the Frame Generator/Frame Synchronizer block to operate in the appropriate framing format. The relationship between the state of this bit-field, Bit 2 and the resulting framing format is presented below.</p> <table border="1"> <thead> <tr> <th>Bit 6 (IsDS3)</th> <th>Bit 2 (Frame Format)</th> <th>Framing Format</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>E3, ITU-T G.751</td> </tr> <tr> <td>0</td> <td>1</td> <td>E3, ITU-T G.832</td> </tr> <tr> <td>1</td> <td>0</td> <td>DS3, C-bit Parity</td> </tr> <tr> <td>1</td> <td>1</td> <td>DS3, M13</td> </tr> </tbody> </table> | Bit 6 (IsDS3) | Bit 2 (Frame Format) | Framing Format | 0 | 0 | E3, ITU-T G.751 | 0 | 1 | E3, ITU-T G.832 | 1 | 0 | DS3, C-bit Parity | 1 | 1 | DS3, M13 |
| Bit 6 (IsDS3) | Bit 2 (Frame Format) | Framing Format | | | | | | | | | | | | | | | | |
| 0 | 0 | E3, ITU-T G.751 | | | | | | | | | | | | | | | | |
| 0 | 1 | E3, ITU-T G.832 | | | | | | | | | | | | | | | | |
| 1 | 0 | DS3, C-bit Parity | | | | | | | | | | | | | | | | |
| 1 | 1 | DS3, M13 | | | | | | | | | | | | | | | | |
| 1 - 0 | TimRefSel[1:0] | R/W | <p>Time Reference Select:</p> <p>These two READ/WRITE bit-fields permit the user to define both the timing source and the framing-alignment source for the Frame Generator block, as presented below.</p> <table border="1"> <thead> <tr> <th>TimRefSel[1:0]</th> <th>Timing Reference</th> <th>Framing Reference</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Loop-Timing (Timing is taken from the Frame Synchronizer block)</td> <td>Asynchronous</td> </tr> <tr> <td>01</td> <td>Transmit Clock Source for the Frame Generator block</td> <td>TxDS3FP Input</td> </tr> <tr> <td>10</td> <td>Transmit Clock Source for the Frame Generator block</td> <td>Asynchronous</td> </tr> <tr> <td>11</td> <td>Transmit Clock Source for the Frame Generator block</td> <td>Asynchronous</td> </tr> </tbody> </table> | TimRefSel[1:0] | Timing Reference | Framing Reference | 00 | Loop-Timing (Timing is taken from the Frame Synchronizer block) | Asynchronous | 01 | Transmit Clock Source for the Frame Generator block | TxDS3FP Input | 10 | Transmit Clock Source for the Frame Generator block | Asynchronous | 11 | Transmit Clock Source for the Frame Generator block | Asynchronous |
| TimRefSel[1:0] | Timing Reference | Framing Reference | | | | | | | | | | | | | | | | |
| 00 | Loop-Timing (Timing is taken from the Frame Synchronizer block) | Asynchronous | | | | | | | | | | | | | | | | |
| 01 | Transmit Clock Source for the Frame Generator block | TxDS3FP Input | | | | | | | | | | | | | | | | |
| 10 | Transmit Clock Source for the Frame Generator block | Asynchronous | | | | | | | | | | | | | | | | |
| 11 | Transmit Clock Source for the Frame Generator block | Asynchronous | | | | | | | | | | | | | | | | |

Table 568: I/O Control Register (Address Location= 0xN301)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------|-------|---------------|----------------------|------------------------------|------------------------|-----------------------|---------|
| Disable TxLOC | LOC | Disable RxLOC | AMI/Zero-Suppression | Single Rail/Dual Rail Select | DS3/E3 CLK_OUT Invert: | DS3/E3 CLK_IN Invert: | Reframe |
| R/W | R/O | R/W | R/W | R/O | R/O | R/O | R/W |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------------|------|---|
| 7 | Disable TxLOC | R/W | <p>Disable Transmit Loss of Clock Feature:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Transmit Loss of Clock” feature.</p> <p>If this feature is enabled, then the DS3/E3 Framer block will enable some circuitry that will terminate the current READ or WRITE access (to the Microprocessor Interface), if a “Loss of Transmit (or Frame Generator) Clock Event” were to occur.</p> <p>The intent behind this feature is to prevent any READ/WRITE accesses (to the DS3/E3 Framer block) from “hanging” in the event of a “Loss of Clock” event.</p> <p>0 – Enables the “Transmit Loss of Clock” feature. 1 - Disables the “Transmit Loss of Clock” feature.</p> |
| 6 | LOC | R/O | <p>Loss of Clock Indicator:</p> <p>This READ-ONLY bit-field indicates that the Channel has experiences a Loss of Clock event.</p> |
| 5 | Disable RxLOC | R/W | <p>Disable Receive Loss of Clock Feature</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Receive Loss of Clock” feature.</p> <p>If this feature is enabled, then the DS3/E3 Framer block will enable some circuitry that will terminate the current READ or WRITE access (to the Microprocessor Interface), if a “Loss of Receiver (or Frame Synchronizer) Clock Event” were to occur.</p> <p>The intent behind this feature is to prevent any READ/WRITE accesses (to the DS3/E3 Framer block) from “hanging” in the event of a “Loss of Clock” event.</p> <p>0 – Enables the “Receive Loss of Clock” feature. 1 – Disables the “Receive Loss of Clock” feature.</p> |
| 4 | AMI/Zero-Suppression | | <p>AMI/Zero-Suppression Line Code Select :</p> <p>This READ/WRITE bit-field permits the user to configure the DS3/E3 Framer Block (associated with channel N) to operate in either the AMI or B3ZS/HDB3 Line Code; as described below.</p> <p>0 – Configures the DS3/E3 Framer Channel to operate in the B3ZS/HDB3 Line Code. 1- Configures the DS3/E3 Framer Channel to operate in the AMI Line Code.</p> |
| 3 | Single Rail/Dual Rail Select | | <p>Single-Rail/Dual-Rail Select:</p> <p>This READ/WRITE bit-field permits the user to configure the Primary Frame Synchronizer/Frame Generator blocks (within the XRT94L33) to operate in either the “Single-Rail” or “Dual-Rail” Mode. If the user configures the Primary Frame Synchronizer and Frame Generator blocks to operate in the Single-Rail mode, then the following will happen.</p> <ul style="list-style-type: none"> • The Primary Frame Synchronizer block will accept data (from the LIU IC) in a |

| | | | |
|---|------------------------|-----|--|
| | | | <p>Single-Rail Manner.</p> <ul style="list-style-type: none"> • The Frame Generator block will output data (to the LIU IC) in a Single-Rail Manner. <p>If the user configures the Primary Frame Synchronizer and Frame Generator blocks to operate in the Dual-Rail mode, then the following will happen.</p> <ul style="list-style-type: none"> • The Primary Frame Synchronizer block will accept data (from the LIU IC) in a Dual-Rail Manner. • The Frame Generator block will output data (to the LIU IC) in a Dual-Rail Manner. <p>0 – Configures the Primary Frame Synchronizer/Frame Generator to operate in the Dual-Rail Mode.</p> <p>1 – Configures the Primary Frame Synchronizer/Frame Generator to operate in the Single-Rail Mode.</p> <p>Note: <i>This bit-field is only valid if the Primary Frame Synchronizer block has been configured to operate in the Ingress Direction, and if the Frame Generator block has been configured to operate in the Egress Direction.</i></p> |
| 2 | DS3/E3_CLK_OUT Invert: | | <p>DS3/E3_CLK_OUT Invert:</p> <p>This READ/WRITE bit-field permits the user to configure the DS3/E3 Frame Generator block (of Channel n), within the XRT94L33, to update the “TxDS3POS_n” output pins (pin B18, G24, AG9) upon either the rising or falling edge of “TxDS3LineClk_n” (pin C17, E25, AF10)</p> <p>0 – “TxDS3POS_n” is updated upon the rising edge of “TxDS3LineClk_n”. The user should insure that the LIU IC will sample “TxDS3POS_n” upon the falling edge of “TxDS3LineClk_n”.</p> <p>1 – “TxDS3POS_n” is updated upon the falling edge of “TxDS3LineClk_n”. The user should insure that the LIU IC will sample “TxDS3POS_n” upon the rising edge of “TxDS3LineClk_n”.</p> <p>Note: <i>This bit-field is only active if the Frame Generator block has been configured to operate in the Egress Path.</i></p> |
| 1 | DS3/E3_CLK_IN Invert: | R/O | <p>DS3/E3/STS1_CLK_IN Invert:</p> <p>This READ/WRITE bit-field permits the user to configure Channel n, within the XRT94L33; to sample and latch the “RxDS3POS_n” input pins (pin B14, C21, AG15) upon either the rising or falling edge of “RxDS3LineClk_n” (pin D14, A24, AF14)..</p> <p>0 – “RxDS3POS_n” is sampled upon the falling edge of “RxDS3LineClk_n”</p> <p>1 – “RxDS3POS_n” is sampled upon the rising edge of “RxDS3LineClk_n”</p> |
| 0 | Reframe | R/W | <p>DS3/E3 Frame Synchronizer Block – Reframe Command:</p> <p>A “0” to “1” transition, within this bit-field commands the DS3/E3 Frame Synchronizer block (within Channel n) to exit the Frame Maintenance Mode, and go back and enter the Frame Acquisition Mode.</p> <p>Note: <i>The user should go back and set this bit-field to “0” following execution of the “Reframe” Command.</i></p> |

Table 569: Block Interrupt Enable Register (Address Location= 0xN304)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|--------|-------|-------|-------|-------|---|----------------------|
| DS3/E3 Frame Synch Block Interrupt Enable | Unused | | | | | DS3/E3 Frame Generator Block Interrupt Enable | One Second Interrupt |
| R/W | R/O | R/O | R/O | R/O | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | DS3/E3 Frame Synch Block Interrupt Enable | R/W | <p>DS3/E3 Frame Synchronizer Block Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the Frame Synchronizer block for Interrupt Generation. If the user enables the Frame Synchronizer block (for Interrupt Generation) at the block level, the user still needs to enable the interrupts at the “Source” level, as well; in order for these interrupts to be enabled.</p> <p>However, if the user disables the Frame Synchronizer block (for Interrupt Generation) at the Block Level, then ALL Frame Synchronizer-related blocks are disabled.</p> <p>0 – Frame Synchronizer block is Disabled for Interrupt Generation. 1 – Frame Synchronizer block is enabled (at the Block level) for Interrupt Generation.</p> |
| 6 – 2 | Unused | R/O | |
| 1 | DS3/E3 Frame Generator Block Interrupt Enable | R/W | <p>DS3/E3 Frame Generator Block Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the Frame Generator block for Interrupt Generation. If the user enables the Frame Generator block (for Interrupt Generation) at the block level, the user still needs to enable the interrupts at the “Source” level, as well; in order for these interrupts to be enabled.</p> <p>However, if the user disables the Frame Generator block (for Interrupt Generation) at the Block Level, then ALL Frame Generator-related blocks are disabled.</p> <p>0 – Frame Generator block is Disabled for Interrupt Generation. 1 – Frame Generator block is Enabled (at the Block Level) for Interrupt Generation.</p> |
| 0 | One Second Interrupt | R/W | <p>One Second Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the One-Second Interrupt, within Channel n. If the user enables this interrupt, then Channel n will generate an interrupt at one second intervals.</p> <p>0 – One Second Interrupt is disabled. 1 – One Second Interrupt is enabled.</p> |

Table 570: Block Interrupt Status Register (Address Location= 0xN305)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|--------|-------|-------|-------|-------|---|----------------------|
| DS3/E3 Frame Sync Block Interrupt Status | Unused | | | | | DS3/E3 Frame Generator Block Interrupt Status | One Second Interrupt |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 | DS3/E3 Frame Synch Block Interrupt Status | R/O | <p>DS3/E3 Frame Synchronizer Block Interrupt Status:</p> <p>This READ-ONLY bit-field indicates whether or not a “DS3/E3 Frame Synchronizer Block”-related interrupt (within Channel n) is requesting interrupt service.</p> <p>0 – The DS3/E3 Frame Synchronizer block (within Channel n) is NOT requesting any interrupt service.</p> <p>1 – The DS3/E3 Frame Synchronizer block (within Channel n) is requesting interrupt service.</p> |
| 6 - 2 | Unused | R/O | |
| 1 | DS3/E3 Frame Generator Block Interrupt Status | R/O | <p>DS3/E3 Frame Generator Block Interrupt Status:</p> <p>This READ-ONLY bit-field indicates whether or not a “DS3/E3 Frame Generator” –related interrupt (within Channel n) is requesting interrupt service.</p> <p>0 – The DS3/E3 Frame Generator block (within Channel n) is NOT requesting any interrupt service.</p> <p>1 – The DS3/E3 Frame Synchronizer block (within Channel n) is requesting interrupt service.</p> |
| 0 | One Second Interrupt Status | RUR | <p>One Second Interrupt Status</p> <p>This RESET-upon-READ bit-field indicates whether or not a “One Second” Interrupt (from Channel n) has occurred since the last read of this register.</p> <p>0 – The One Second Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The One Second Interrupt has occurred since the last read of this register.</p> |

Table 571: Test Register (Address Location= 0xN30C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------|--------|-------|-------------|---------------|---------------|--------|-------|
| TxOHSrc | Unused | | RxPRBS Lock | RxPRBS Enable | TxPRBS Enable | Unused | |
| R/W | R/O | R/O | R/O | R/W | R/W | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------|------|---|
| 7 | TxOHSrc | R/W | <p>Transmit Overhead Bit Source:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator to accept and insert overhead bits/bytes which are input via the “Payload Data Input Interface” block, as indicated below.</p> <p>0 – Overhead bits/bytes are internally generated by the Frame Generator block.</p> <p>1 – Overhead bits/byte data is accepted from the Payload Data Input Interface block.</p> <p>Note: This register bit applies to all framing formats that are supported by the Frame Generator block.</p> |
| 6 - 5 | Unused | R/O | |
| 4 | RxPRBS Lock | R/O | <p>PRBS Lock Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the PRBS Receiver (within the Channel) has acquired “PRBS Lock” with the payload data of the incoming DS3 or E3 data stream.</p> <p>0 – PRBS Receiver does not have PRBS Lock with the incoming data stream.</p> <p>1 – PRBS Receiver does have PRBS Lock with the incoming data stream.</p> <p>Note: This bit-field is not valid if the PRBS Receiver is disabled, or if the Frame Synchronizer block is bypassed.</p> |
| 3 | RxPRBS Enable | R/W | <p>Receive PRBS Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the PRBS Receiver within the Frame Synchronizer block. Once the user enables the PRBS Receiver, then it will proceed to attempt to acquire and maintain pattern (or PRBS Lock) within the payload bits, within the incoming DS3 or E3 data stream.</p> <p>0 – Disables the PRBS Receiver.</p> <p>1 – Enables the PRBS Receiver.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |
| 2 | TxPRBS Enable | R/W | <p>Transmit PRBS Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the PRBS Generator within the Frame Generator block. Once the user enables the PRBS Generator block, then it will proceed to insert a PRBS pattern into the payload bits, within the outbound DS3 or E3 data stream.</p> <p>0 – Disables the PRBS Generator.</p> <p>1 – Enables the PRBS Generator.</p> <p>Note: This bit-field is ignored if the Frame Generator block is by-passed.</p> |
| 1 - 0 | Unused | R/O | |

1.12.3 RECEIVE DS3 RELATED REGISTERS

Table 572: RxDS3 Configuration and Status Register (Address Location= 0xN310)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------|-------|--------|-------|--------|---------------------------|-------------|-------------|
| RxAIS | RxLOS | RxIdle | RxOOF | Unused | Framing with Valid P-Bits | F-Sync Algo | M-Sync Algo |
| R/O | R/O | R/O | R/O | R/O | R/W | R/W | R/W |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|--|
| 7 | RxAIS | R/O | <p>Receive AIS Defect Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Frame Synchronizer block is currently detecting the AIS pattern in its incoming path.</p> <p>0 – Frame Synchronizer block is NOT currently detecting an AIS pattern in its incoming path.</p> <p>1 – Frame Synchronizer block is currently detecting an AIS pattern in its incoming path.</p> |
| 6 | RxLOS | R/O | <p>Receive LOS Defect Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Frame Synchronizer block is currently detecting the LOS condition, in its incoming path.</p> <p>0 – Frame Synchronizer block is NOT currently declaring an LOS condition in its incoming path.</p> <p>1 – Frame Synchronizer block is currently detecting an LOS condition in its incoming path.</p> |
| 5 | RxIdle | R/O | <p>Receive Idle Signal Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Frame Synchronizer block is currently detecting the DS3 Idle pattern, in its incoming path.</p> <p>0 – Frame Synchronizer block is NOT currently detecting the DS3 Idle Pattern, in its incoming path.</p> <p>1 – Frame Synchronizer block is currently detecting the DS3 Idle Pattern in its incoming path.</p> |
| 4 | RxOOF | R/O | <p>Receive OOF Defect Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Frame Synchronizer block is currently declaring an OOF (Out of Frame) condition.</p> <p>0 – Frame Synchronizer block is NOT currently declaring the OOF condition.</p> <p>1 – Frame Synchronizer block is currently declaring the OOF condition.</p> |
| 3 | Unused | R/O | |
| 2 | Framing with Valid P Bits | R/W | <p>Framing with Valid P-Bit Select:</p> <p>This READ/WRITE bit-field permits the user to choose between two different sets of DS3 Frame Acquisition/Maintenance criteria.</p> <p>0 – Normal Framing Acquisition/Maintenance Criteria (without P-bit Checking)</p> <p>In this mode, the Frame Synchronizer block will declare the “In-frame” state, one it has successfully completed both the “F-Bit Search” and the “M-Bit Search” states.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|-------------|-----|---|
| | | | <p>1 – Framing Acquisition/Maintenance with P-bit Checking</p> <p>In this mode, the Frame Synchronizer block will (in addition to passing through the “F-Bit Search” and “M-Bit Search” states) also verify valid P-bits, prior to declaring the “In-Frame” state.</p> <p>Note: <i>This bit-field is ignored if the Frame Synchronizer block is by-passed.</i></p> |
| 1 | F-Sync Algo | R/W | <p>F-Bit Search State Criteria Select:</p> <p>This READ/WRITE bit-field permits the user to choose between two different sets of DS3 Out of Frame (OOF) Declaration criteria.</p> <p>0 – OOF is declared when 6 out of 15 F-bits are erred.</p> <p>1 – OOF is declared when 3 out of 15 F-bits are erred.</p> <p>Note: <i>This bit-field is ignored if the Frame Synchronizer block is by-passed.</i></p> |
| 0 | M-Sync Algo | R/W | <p>M-Bit Search State Criteria Select:</p> <p>This READ/WRITE bit-field permits the user to choose between two different sets of DS3 Out of Frame (OOF) Declaration criteria.</p> <p>0 – M-bit Errors do not result in the Frame Synchronizer declaring OOF.</p> <p>1 – OOF is declared when M-bits, within 3 out of 4 DS3 frames are in error.</p> |

Table 8: RxDS3 Status Register (Address Location= 0xN311)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|--------|-------|-------------|-------|-------|
| Unused | | | RxFERF | RxAIC | RxFEBE[2:0] | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------|------|---|
| 7 - 5 | Unused | R/O | |
| 4 | RxFERF | R/O | <p>Receive FERF (Far-End Receive Failure) Defect Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Frame Synchronizer block is currently declaring a FERF condition.</p> <p>0 – The Frame Synchronizer block is NOT currently declaring the FERF condition.</p> <p>1 – The Frame Synchronizer block is currently declaring the FERF condition.</p> <p>Note: This bit-field is not valid if the Frame Synchronizer block has been by-passed.</p> |
| 3 | RxAIC | R/O | <p>Receive AIC State:</p> <p>This READ-ONLY bit-field indicates the current state of the AIC bit-field within the incoming DS3 data-stream.</p> <p>0 – Indicates that the Frame Synchronizer block has received at least 2 consecutive M-frames that have the AIC bit-field set to “0”.</p> <p>1 – Indicates that the Frame Synchronizer block has received at least 63 consecutive M-frames that have the AIC bit-field set to “1”.</p> |
| 2 – 0 | RxFEBE[2:0] | R/O | <p>Receive FEBE (Far-End Block Error) Value:</p> <p>These READ-ONLY bit-fields reflect the FEBE value within the most recently received DS3 frame.</p> <p>RxFEBE[2:0] = [1, 1, 1] indicates a normal condition. All other values for RxFEBE[2:0] indicates an erred condition at the remote terminal equipment.</p> <p>Note:</p> <ol style="list-style-type: none"> This bit-field is not valid if the Frame Synchronizer block has been by-passed. This bit-field is not valid if the Frame Synchronizer block has been configured to operate in the M13 Framing format. |

Table 574: RxDS3 Interrupt Enable Register (Address Location= 0xN312)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|--|--|---|---|--------------------------------------|--|---|
| Detection of CP Bit Error Interrupt Enable | Change of LOS Condition Interrupt Enable | Change of AIS Condition Interrupt Enable | Change of Idle Condition Interrupt Enable | Change of FERF Condition Interrupt Enable | Change of AIC State Interrupt Enable | Change of OOF Condition Interrupt Enable | Detection of P-Bit Error Interrupt Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 | Detection of CP Bit Error Interrupt Enable | R/W | <p>Detection of CP-Bit Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of CP-Bit Error” Interrupt, within the Channel. If the user enables this interrupt, then the Frame Synchronizer block will generate an interrupt anytime it detects CP bit errors.</p> <p>0 – Disables the “Detection of CP Bit Error” Interrupt. 1 – Enables the “Detection of CP-Bit Error” Interrupt.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |
| 6 | Change of LOS Condition Interrupt Enable | R/W | <p>Change in LOS Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in LOS (Loss of Signal) Condition” Interrupt, within the Channel. If the user enables this interrupt, then the Frame Synchronizer block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • The instant that the channel declares an LOS condition. • The instant that the channel clears the LOS condition. <p>0 – Disables the “Change in LOS Condition” Interrupt. 1 – Enables the “Change in LOS Condition” Interrupt.</p> |
| 5 | Change of AIS Condition Interrupt Enable | R/W | <p>Change in AIS Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in AIS (Alarm Indication Signal) Condition” Interrupt, within the Channel. If the user enables this interrupt, then the Frame Synchronizer block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • The instant that the channel declares an AIS condition. • The instant that the channel clears the AIS condition. <p>0 – Disables the “Change in AIS Condition” Interrupt. 1 – Enables the “Change in AIS Condition” Interrupt.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |
| 4 | Change of Idle Condition Interrupt Enable | R/W | <p>Change in Idle Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in Idle Condition” Interrupt, within the Channel. If the user enables this interrupt, then the Frame Synchronizer block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • The instant that the channel detects the Idle condition. • The instant that the channel ceases to detect the Idle condition. |

| | | | |
|---|---|-----|---|
| | | | <p>0 – Disables the “Change in Idle Condition” Interrupt.</p> <p>1 – Enables the “Change in Idle Condition” Interrupt.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |
| 3 | Change of FERF Condition Interrupt Enable | R/W | <p>Change in FERF Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in FERF (Far-End Receive Failure) Condition” Interrupt, within the Channel. If the user enables this interrupt, then the Frame Synchronizer block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • The instant that the channel declares an FERF condition. • The instant that the channel clears the FERF condition. <p>0 – Disables the “Change in FERF Condition” Interrupt.</p> <p>1 – Enables the “Change in FERF Condition” Interrupt.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |
| 2 | Change of AIC State Interrupt Enable | R/W | <p>Change in AIC State Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in AIC State” Interrupt, within the Channel. If the user enables this interrupt, then the Frame Synchronizer block will generate an interrupt in response to it detecting a change in the AIC bit-field, within the incoming DS3 data stream.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |
| 1 | Change of OOF Condition Interrupt Enable | R/W | <p>Change in OOF Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in OOF (Out of Frame) Condition” Interrupt, within the Channel. If the user enables this interrupt, then the Frame Synchronizer block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • The instant that the channel declares an OOF condition. • The instant that the channel clears the OOF condition. <p>0 – Disables the “Change in OOF Condition” Interrupt.</p> <p>1 – Enables the “Change in OOF Condition” Interrupt.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |
| 0 | Detection of P-Bit Error Interrupt Enable | R/W | <p>Detection of P-Bit Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of CP-Bit Error” Interrupt, within the Channel. If the user enables this interrupt, then the Frame Synchronizer block will generate an interrupt anytime it detects CP bit errors.</p> <p>0 – Disables the “Detection of CP Bit Error” Interrupt.</p> <p>1 – Enables the “Detection of CP-Bit Error” Interrupt.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |

Table 575: RxDS3 Interrupt Status Register (Address Location= 0xN313)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|--|--|---|---|--------------------------------------|--|---|
| Detection of CP Bit Error Interrupt Status | Change of LOS Condition Interrupt Status | Change of AIS Condition Interrupt Status | Change of Idle Condition Interrupt Status | Change of FERF Condition Interrupt Status | Change of AIC State Interrupt Status | Change of OOF Condition Interrupt Status | Detection of P-Bit Error Interrupt Status |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 | Detection of CP Bit Error Interrupt Status | RUR | <p>Detection of CP-Bit Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of CP-Bit Error” Interrupt has occurred since the last read of this register.</p> <p>0 – The “Detection of CP-Bit Error” Interrupt has not occurred since the last read of this register.</p> <p>1 – The “Detection of CP-Bit Error” Interrupt has occurred since the last read of this register.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is bypassed.</p> |
| 6 | Change of LOS Condition Interrupt Status | RUR | <p>Change in LOS Condition Interrupt Status:</p> <p>This RESET-upon-READ register indicates whether or not the “Change in LOS Condition” Interrupt has occurred since the last read of this register.</p> <p>0 – The “Change in LOS Condition” Interrupt has not occurred since the last read of this register.</p> <p>1 – The “Change in LOS Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is bypassed.</p> |
| 5 | Change of AIS Condition Interrupt Status | RUR | <p>Change in AIS Condition Interrupt Status</p> <p>This RESET-upon-READ register indicates whether or not the “Change in LOS Condition” Interrupt has occurred since the last read of this register.</p> <p>0 – The “Change in LOS Condition” Interrupt has not occurred since the last read of this register.</p> <p>1 – The “Change in LOS Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is bypassed.</p> |
| 4 | Change of Idle Condition Interrupt Status | RUR | <p>Change in Idle Condition Interrupt Status:</p> <p>This RESET-upon-READ register indicates whether or not the “Change in Idle Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change in Idle Condition” Interrupt has not occurred since the last read of this register.</p> <p>1 – The “Change in Idle Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-</p> |

| | | | |
|---|---|-----|---|
| | | | <i>passed.</i> |
| 3 | Change of FERF Condition Interrupt Status | RUR | <p>Change in FERF Condition Interrupt Status:</p> <p>This RESET-upon-READ register indicates whether or not the “Change in FERF Condition” Interrupt has occurred since the last read of this register.</p> <p>0 – The “Change in FERF Condition” Interrupt has not occurred since the last read of this register.</p> <p>1 – The “Change in FERF Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>This bit-field is ignored if the Frame Synchronizer block is by-passed.</i></p> |
| 2 | Change of AIC State Interrupt Status | RUR | <p>Change in AIC State Interrupt Status:</p> <p>This RESET-upon-READ register bit indicates whether or not the “Change in AIC State” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change in AIC State” Interrupt has not occurred since the last read of this register.</p> <p>1 – The “Change in AIC State” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>This bit-field is ignored if the Frame Synchronizer block is by-passed.</i></p> |
| 1 | Change of OOF Condition Interrupt Status | RUR | <p>Change in OOF Condition Interrupt Status:</p> <p>This RESET-upon-READ register indicates whether or not the “Change in OOF Condition” Interrupt has occurred since the last read of this register.</p> <p>0 – The “Change in OOF Condition” Interrupt has not occurred since the last read of this register.</p> <p>1 – The “Change in OOF Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>This bit-field is ignored if the Frame Synchronizer block is by-passed.</i></p> |
| 0 | Detection of P-Bit Error Interrupt Status | RUR | <p>Detection of P-Bit Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of CP-Bit Error” Interrupt has occurred since the last read of this register.</p> <p>0 – The “Detection of CP-Bit Error” Interrupt has not occurred since the last read of this register.</p> <p>1 – The “Detection of CP-Bit Error” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>This bit-field is ignored if the Frame Synchronizer block is by-passed.</i></p> |

Table 576: RxDS3 Sync Detect Register (Address Location= 0xN314)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|---------------|-------------|--------------|
| Unused | | | | | P-Bit Correct | F Algorithm | One and Only |
| R/O | R/O | R/O | R/O | R/O | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------|------|---|
| 2 | P-Bit Correct | R/W | <p>P-Bit Correct:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the “P-Bit Correct” feature within the DS3 Frame Synchronizer block. If the user enables this feature, then the DS3 Frame Synchronizer will automatically invert the state of any P-bits, whenever it detects “P-bit errors”.</p> <p>0 – Disables the “P-Bit Correct” feature.</p> <p>1 – Enables the “P-Bit Correct” feature</p> |
| 1 | F Algorithm | R/W | <p>F-Bit Search Algorithm Select:</p> <p>This READ/WRITE bit-field permits the user to select the “F-bit acquisition” criteria, when the Frame Synchronizer block is operating in the “F-Bit Search” state.</p> <p>0 – Frame Synchronizer will move on to the “M-Bit Search” state, when it has properly located 10 consecutive F-bits.</p> <p>1 – Frame Synchronizer will move on to the “M-Bit Search” state, when it has properly located 16 consecutive F-bits.</p> |
| 0 | One and Only | R/W | <p>F-Bit Search/Mimic-Handling Algorithm Select:</p> <p>This READ/WRITE bit-field permits the user to select the “F-bit acquisition” criteria, when the Frame Synchronizer block is operating in the “F-Bit Search” state.</p> <p>0 – Frame Synchronizer will move on to the “M-Bit Search” state, when it has properly located 10 (or 16) consecutive F-bits (as configured in Bit 1 of this register).</p> <p>1 – Frame Synchronizer will move on to the “M-Bit Search” state, when (1) it has properly located 10 (or 16) consecutive F-bits; and (2) when it has located and identified only one viable “F-Bit Alignment” candidate.</p> <p>Note: <i>If this bit is set to “1”, then the Frame Synchronizer block will NOT transition into the “M-Bit Search” state, as long as at least two viable candidate set of bits appear to function as the F-bits.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 577: RxDS3 FEAC Register (Address Location= 0xN316)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-----------------|-------|-------|-------|-------|-------|--------|
| Unused | RxFEACCode[5:0] | | | | | | Unused |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------|------|---|
| 7 | Unused | R/O | |
| 6 - 1 | RxFEAC_Code[5:0] | R/O | Receive FEAC Code Word: These READ-ONLY bit-fields contain the value of the most recently "validated" FEAC Code word. |
| 0 | Unused | R/O | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 578: RxDS3 FEAC Interrupt Enable/Status Register (Address Location= 0xN317)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|------------|--------------------------------|--------------------------------|-------------------------------|-------------------------------|
| Unused | | | FEAC Valid | RxFEAC Remove Interrupt Enable | RxFEAC Remove Interrupt Status | RxFEAC Valid Interrupt Enable | RxFEAC Valid Interrupt Status |
| R/O | R/O | R/O | R/O | R/W | RUR | R/W | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|--|
| 7 - 5 | Unused | R/O | Please set to "0" (the default value) for normal operation. |
| 4 | FEAC Valid | R/O | <p>FEAC Message Validation Indicator:</p> <p>This READ-ONLY bit-field indicates that the FEAC Code (which resides within the "RxDS3 FEAC" Register) has been validated by the Receive FEAC Controller. The Receive FEAC Controller will validate a FEAC codeword if it has received this codeword in 8 out of the last 10 FEAC Messages. Polled systems can monitor this bit-field, when checking for a newly validated FEAC codeword.</p> <p>0 – FEAC Message is not (or no longer) validated. 1 – FEAC Message has been validated.</p> |
| 3 | RxFEAC Remove Interrupt Enable | R/W | <p>FEAC Message Remove Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the "Receive FEAC Remove Interrupt". If the user enables this interrupt, then the Framers Synchronizer will generate an interrupt anytime the most recently validated FEAC Message has been removed. The Receive FEAC Controller will remove a validated FEAC codeword, if it has received a different codeword in 3 out of the last 10 FEAC Messages.</p> <p>0 – Receive FEAC Remove Interrupt is disabled. 1 – Receive FEAC Remove Interrupt is enabled.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |
| 2 | RxFEAC Remove Interrupt Status | RUR | <p>FEAC Message Remove Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the "FEAC Message Remove Interrupt" has occurred since the last read of this register.</p> <p>0 – FEAC Message Remove Interrupt has NOT occurred since the last read of this register. 1 – FEAC Message Remove Interrupt has occurred since the last read of this register.</p> |
| 1 | RxFEAC Valid Interrupt Enable | R/W | <p>FEAC Message Validation Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the FEAC Message Validation Interrupt. If the user enables this interrupt, then the Frame Synchronizer block will generate an interrupt anytime a new FEAC Codeword has been validated by the Receive FEAC Controller.</p> <p>0 – FEAC Message Validation Interrupt is NOT enabled. 1 – FEAC Message Validation Interrupt is enabled.</p> |
| 0 | RxFEAC Valid Interrupt | RUR | <p>FEAC Message Validation Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the "FEAC Message</p> |

XRT94L33

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

| | | | |
|--|--------|--|--|
| | Status | | Validation" Interrupt has occurred since the last read of this register. 0 – FEAC Message Validation Interrupt has not occurred since the last read of this register. 1 – FEAC Message Validation Interrupt has occurred since the last read of this register. |
|--|--------|--|--|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 579: RxDS3 LAPD Control Register (Address Location= 0xN318)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------|--------|-------|-------|-------|---------------|-------------------------|-------------------------|
| RxLAPD Any | Unused | | | | RxLAPD Enable | RxLAPD Interrupt Enable | RxLAPD Interrupt Status |
| R/W | R/O | R/O | R/O | R/O | R/W | R/W | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 | RxLAPD Any | R/W | <p>Receive LAPD – Any kind:</p> <p>This READ/WRITE bit-field permits the user to configure the LAPD Receiver to receive any kind of LAPD Message (or HDLC Message) with a size of 82 bytes or less. If the user implements this option, then the LAPD Receiver will be capable of receiving any kind of HDLC Message (with any value of header bytes). The only restriction is that the size of the HDLC Message must not exceed 82 bytes.</p> <p>0 – Does not invoke this “Any Kind of HDLC Message” feature. In this case, the LAPD Receiver will only receive HDLC Messages that contains the Bellcore GR-499-CORE values for SAPI and TEI.</p> <p>Invokes this “Any Kind of HDLC Message” feature. In this case, the LAPD Receiver will be able to receive HDLC Messages that contain any header byte values.</p> <p>Note: <i>This bit-field is ignored if the Frame Synchronizer block is by-passed.</i></p> <p><i>The user can determine the size (or byte-count) of the most recently received LAPD/PMDL Message, by reading the contents of the “RxLAPD Byte Count” Register (Address Location= 0xN284)</i></p> |
| 6 – 3 | Unused | R/O | |
| 2 | RxLAPD Enable | R/W | <p>LAPD Receiver Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the LAPD Receiver within the channel. If the user enables the LAPD Receiver, then it will immediately begin extracting out and monitoring the data (being carried via the “DL” bits) within the incoming DS3 data stream.</p> <p>0 – Enables the LAPD Receiver.</p> <p>1 – Disables the LAPD Receiver.</p> <p>Note: <i>This bit-field is ignored if the Frame Synchronizer block is by-passed.</i></p> |
| 1 | RxLAPD Interrupt Enable | R/W | <p>Receive LAPD Message Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Receive LAPD Message” Interrupt. If the user enables this interrupt, then the channel will generate an interrupt, anytime the LAPD Receiver receives a new PMDL Message.</p> <p>0 – Disables the “Receive LAPD Message” Interrupt.</p> <p>1 – Enables the “Receive LAPD Message” Interrupt.</p> <p>Note: <i>This bit-field is ignored if the Frame Synchronizer block is by-passed.</i></p> |
| 0 | RxLAPD Interrupt Status | RUR | <p>Receive LAPD Message Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Receive LAPD</p> |

| | | |
|--|--------|---|
| | Status | <p>Message” Interrupt has occurred since the last read of this register.</p> <p>0 – “Receive LAPD Message” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – “Receive LAPD Message” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>This bit-field is ignored if the Frame Synchronizer block is by-passed.</i></p> |
|--|--------|---|

Table 580: RxDS3 LAPD Status Register (Address Location= 0xN319)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|---------|-----------------|-------|-----------|-------------|----------------|--------------|
| Unused | RxABORT | RxLAPDType[1:0] | | RxCR Type | RxFCS Error | End of Message | Flag Present |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | | | | | | | | | | | | |
|-----------------|-----------------|----------------------------|---|-----------------|--|--------------|---|---|------------------------|---|---|----------------------------|---|---|----------------------------|---|---|---------------------------|
| 7 | Unused | R/O | | | | | | | | | | | | | | | | |
| 6 | RxABORT | R/O | <p>Receive ABORT Sequence Indicator:</p> <p>This READ-ONLY bit-field indicates that the LAPD Receiver has received an ABORT sequence (e.g., a string of seven consecutive “0s”).</p> <p>0 – LAPD Receiver has NOT received an ABORT sequence.</p> <p>1 - LAPD Receiver has received an ABORT sequence.</p> <p>Note: Once the LAPD Receiver receives an ABORT sequence, it will set this bit-field “high”, until it receives another LAPD Messages.</p> | | | | | | | | | | | | | | | |
| 5 – 4 | RxLAPDType[1:0] | R/O | <p>Receive LAPD Message Type Indicator:</p> <p>These two READ-ONLY bits indicate the type of LAPD Message that is residing within the Receive LAPD Message buffer. The relationship between the content of these two bit-fields and the corresponding message type is presented below.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="2">RxLAPDType[1:0]</th> <th>Message Type</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>CL Path Identification</td> </tr> <tr> <td>0</td> <td>1</td> <td>Idle Signal Identification</td> </tr> <tr> <td>1</td> <td>0</td> <td>Test Signal Identification</td> </tr> <tr> <td>1</td> <td>1</td> <td>ITU-T Path Identification</td> </tr> </tbody> </table> | RxLAPDType[1:0] | | Message Type | 0 | 0 | CL Path Identification | 0 | 1 | Idle Signal Identification | 1 | 0 | Test Signal Identification | 1 | 1 | ITU-T Path Identification |
| RxLAPDType[1:0] | | Message Type | | | | | | | | | | | | | | | | |
| 0 | 0 | CL Path Identification | | | | | | | | | | | | | | | | |
| 0 | 1 | Idle Signal Identification | | | | | | | | | | | | | | | | |
| 1 | 0 | Test Signal Identification | | | | | | | | | | | | | | | | |
| 1 | 1 | ITU-T Path Identification | | | | | | | | | | | | | | | | |
| 3 | RxCR Type | R/O | <p>Received C/R Value:</p> <p>This READ-ONLY bit-field indicates the value of the C/R bit (within one of the header bytes) of the most recently received LAPD Message.</p> | | | | | | | | | | | | | | | |
| 2 | RxFCS Error | R/O | <p>Receive Frame Check Sequence (FCS) Error Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the most recently received LAPD Message frame contained an FCS error.</p> <p>0 – The most recently received LAPD Message frame does not contain an FCS error.</p> <p>1 – The most recently received LAPD Message frame does contain an FCS error.</p> | | | | | | | | | | | | | | | |
| 1 | End of Message | R/O | <p>End of Message Indicator</p> <p>This READ-ONLY bit-field indicates whether or not the LAPD Receiver has received a complete LAPD Message.</p> <p>0 – LAPD Receiver is currently receiving a LAPD Message, but has not</p> | | | | | | | | | | | | | | | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--------------|-----|---|
| | | | <p>received the complete message.</p> <p>1 – LAPD Receiver has received a completed LAPD Message.</p> <p>Note: <i>Once the LAPD Receiver sets this bit-field “high”, this bit-field will remain high, until the LAPD Receiver begins to receive a new LAPD Message.</i></p> |
| 0 | Flag Present | R/O | <p>Receive Flag Sequence Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the LAPD Receiver is currently receiving the Flag Sequence (e.g., a continuous stream of 0x7E octets within the Data Link channel).</p> <p>0 – LAPD Receiver is NOT currently receiving the Flag Sequence octet.</p> <p>1 – LAPD Receiver is currently receiving the Flag Sequence octet.</p> |

Table 581: RxDS3 Pattern Register (Address Location= 0xN32F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------|-------------------------|--------|---------------------|-------------------------------|-------|-------|-------|
| DS3 AIS Unframed All Ones | DS3 AIS Non Stuck Stuff | Unused | Receive LOS Pattern | Receive DS3 Idle Pattern[3:0] | | | |
| R/W | R/W | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------|------|---|
| 7 | DS3 AIS Unframed All Ones | R/W | <p>DS3 AIS - Unframed All Ones – AIS Pattern</p> <p>This READ/WRITE bit-field, (along with the “Non-Stuck-Stuff” bit) permits the user specify the “AIS Declaration” criteria for the DS3 Frame Synchronizer block, as described below.</p> <p>0 – Configures the DS3 Frame Synchronizer block to declare an AIS condition, when receiving a DS3 signal carrying a “framed 1010..” pattern.</p> <p>1 – Configures the DS3 Frame Synchronizer block to declare an AIS condition, when receiving either an unframed, All Ones pattern or a “framed 1010..” pattern.</p> |
| 6 | DS3 AIS Non-Stuck Stuff | R/W | <p>DS3 AIS - Non-Stuck-Stuff Option – AIS Pattern</p> <p>This READ/WRITE bit-field (along with the “Unframed All Ones – AIS Pattern bit-field) permits the user to define the “AIS Declaration” criteria for the DS3 Frame Synchronizer block, as described below.</p> <p>0 – Configures the DS3 Frame Synchronizer block to require that all “C” bits are set to “0” before it will declare an AIS condition.</p> <p>1 – Configures the DS3 Frame Synchronizer block to NOT require that all “C” bits are set to “0” before it will declare an AIS condition. In this mode, no attention will be paid to the state of the “C” bits within the incoming DS3 data-stream.</p> |
| 5 | Unused | R/O | |
| 4 | Receive LOS Pattern | R/W | <p>Receive LOS Pattern:</p> <p>This READ/WRITE bit-field permits the user to define the “LOS Declaration” criteria for the DS3 Frame Synchronizer block, as described below.</p> <p>0 – Configures the DS3 Frame Synchronizer to declare an LOS condition if it receives a string of a specific length of consecutive zeros.</p> <p>1 – Configures the DS3 Frame Synchronizer to declare an LOS condition if it receives a string (of a specific length) of consecutive ones.</p> |
| 3 – 0 | Receive DS3 Idle Pattern[3:0] | R/W | <p>Receive DS3 Idle Pattern:</p> <p>These READ/WRITE bit-fields permit the user to specify the pattern in which the DS3 Frame Synchronizer will recognize as the “DS3 Idle Pattern”.</p> <p>Note: <i>The Bellcore GR-499-CORE specified value for the Idle Pattern is a framed repeating “1, 1, 0, 0...” pattern. Therefore, if the user wishes to configure the “DS3 Frame Synchronizer” to declare an “Idle Pattern” when it receives this pattern, then he/she write the value [1100] into these bit-fields.</i></p> |

1.12.4 RECEIVE E3, ITU-T G.751 RELATED REGISTERS

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 582: Rx E3 Configuration and Status Register # 1 - G.751 (Address Location= 0xN310)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|----------------|--------|-------|-------|-------------------|
| Unused | | | RxFERF Algo | Unused | | | RxBIP-4 Enable |
| R/O | R/O | R/O | R/W | R/O | R/O | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------|------|--|
| 7 – 5 | Unused | R/O | |
| 4 | RxFERF Algo | R/W | <p>Receive FERF Algorithm Select:</p> <p>This READ/WRITE bit-field permits the user to select the “Receive FERF Declaration” and “Clearance” criteria.</p> <p>0 – Receive FERF is declared if the “A” bit-field (within the incoming E3 data-stream) is set to “1” for 3 consecutive frames. Receive FERF is cleared if the “A” bit-field is set to “0” for 3 consecutive frames.</p> <p>1 – Receive FERF is declared if the “A” bit-field is set to “1” for 5 consecutive frames. Receive FERF is cleared if the “A” bit-field is set to “0” for 5 consecutive frames.</p> |
| 3 – 1 | Unused | R/O | |
| 0 | RxBIP4 Enable | R/W | <p>Enable BIP-4 Verification:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Synchronizer block to verify the BIP-4 value, within the incoming E3 data-stream.</p> <p>0 – BIP-4 Verification is NOT performed.</p> <p>1 – BIP-4 Verification is performed.</p> |

Table 583: RxE3 Configuration and Status Register # 2 - G.751 (Address Location= 0xN311)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------|-------|-------|-------|-------|--------|-------|--------|
| RxLOF Algo | RxLOF | RxOOF | RxLOS | RxAIS | Unused | | RxFERF |
| R/W | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------|------|--|
| 7 | RxLOF Algo | R/W | <p>Receive Loss of Frame Declaration/Clearance Criteria Select:</p> <p>This READ/WRITE bit-field permits the user to select the Loss of Frame (LOF) Declaration and Clearance Criteria.</p> <p>0 – LOF will be declared if the Frame Synchronizer block resides within the OOF (Out-of-Frame) state for 24 E3 frame periods. LOF will also be cleared once the Frame Synchronizer resides within the “In-Frame” state for 24 E3 frame period.</p> <p>1 – LOF will be declared if the Frame Synchronizer block resides within the OOF state for 8 E3 frame periods. LOF will also be cleared once the Frame Synchronizer block resides within the “In-Frame” state for 8 E3 frame periods.</p> |
| 6 | RxLOF | R/O | <p>Receive Loss of Frame Defect Indicator</p> <p>This READ-ONLY bit-field indicates whether or not the Frame Synchronizer block is currently declaring the LOF condition.</p> <p>0 – Frame Synchronizer is NOT declaring an LOF condition with the incoming data stream.</p> <p>1 – Frame Synchronizer is currently declaring an LOF condition with the incoming data stream.</p> <p>Note: This bit-field is not valid if the Frame Synchronizer block is bypassed.</p> |
| 5 | RxOOF | R/O | <p>Receive Out of Frame Defect Indicator</p> <p>This READ-ONLY bit-field indicates whether or not the Frame Synchronizer block is currently declaring the OOF condition.</p> <p>0 – Frame Synchronizer is NOT declaring an OOF condition with the incoming data stream.</p> <p>1 – Frame Synchronizer is currently declaring an OOF condition with the incoming data stream.</p> <p>Note: This bit-field is not valid if the Frame Synchronizer block is bypassed.</p> |
| 4 | RxLOS | R/O | <p>Receive Loss of Signal Defect Indicator</p> <p>This READ-ONLY bit-field indicates whether or not the Frame Synchronizer block is currently declaring the LOS condition.</p> <p>0 – Frame Synchronizer/Channel is NOT declaring an LOS condition in the incoming data stream.</p> <p>1 – Frame Synchronizer/Channel is currently declaring an LOS condition in the incoming data stream.</p> |
| 3 | RxAIS | R/O | <p>Receive AIS Defect Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Frame Synchronizer block is currently receiving an AIS signal within the incoming E3 data-stream</p> |

| | | | |
|-------|--------|-----|---|
| | | | <p>or not.</p> <p>0 – Frame Synchronizer block is NOT detecting an AIS pattern in the incoming data stream.</p> <p>1 – Frame Synchronizer block is currently detecting an AIS pattern in the incoming data stream.</p> <p>Note: <i>This bit-field is not valid if the Frame Synchronizer block is by-passed.</i></p> |
| 2 – 1 | Unused | R/O | |
| 0 | RxFERF | R/O | <p>Receive FERF (Far-End-Receive Failure) Defect Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Frame Synchronizer block is currently declaring a FERF condition or not.</p> <p>0 – Frame Synchronizer block is NOT declaring the FERF condition.</p> <p>1 – Frame Synchronizer block is declaring the FERF condition.</p> <p>Note: <i>This bit-field is ignored if the Frame Synchronizer block is by-passed.</i></p> |

Table 584: RxE3 Interrupt Enable Register # 1 – G.751 (Address Location= 0xN312)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-----------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| Unused | | | COFA Interrupt Enable | Change in OOF State Interrupt Enable | Change in LOF State Interrupt Enable | Change in LOS State Interrupt Enable | Change in AIS State Interrupt Enable |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|---|
| 7 - 5 | Unused | R/O | |
| 4 | COFA Interrupt Enable | R/W | <p>Change of Framing Alignment Interrupt Enable: This READ/WRITE bit-field permits the user to either enable or disable the “Change of Framing Alignment” Interrupt, within the Channel. If the user enables this interrupt, then the Frame Synchronizer block will generate an interrupt anytime it detects a Change in Frame Alignment (e.g., the FAS bits have appeared to move to a different location in the E3 data stream).</p> |
| 3 | Change in OOF State Interrupt Enable | R/W | <p>Change in OOF Condition Interrupt Enable This READ/WRITE bit-field permits the user to either enable or disable the “Change in OOF (Out of Frame) Condition” Interrupt, within the Channel. If the user enables this interrupt, then the Frame Synchronizer block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • The instant that the channel declares an OOF condition. • The instant that the channel clears the OOF condition. <p>0 – Disables the “Change in OOF Condition” Interrupt. 1 – Enables the “Change in OOF Condition” Interrupt.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |
| 2 | Change in LOF State Interrupt Enable | R/W | <p>Change in LOF Condition Interrupt Enable: This READ/WRITE bit-field permits the user to either enable or disable the “Change in LOF (Loss of Frame) Condition” Interrupt, within the Channel. If the user enables this interrupt, then the Frame Synchronizer block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • The instant that the channel declares an LOF condition. • The instant that the channel clears the LOF condition. <p>0 – Disables the “Change in LOF Condition” Interrupt. 1 – Enables the “Change in LOF Condition” Interrupt.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |
| 1 | Change in LOS State Interrupt Enable | R/W | <p>Change in LOS Condition Interrupt Enable: This READ/WRITE bit-field permits the user to either enable or disable the “Change in LOS (Loss of Signal) Condition” Interrupt, within the Channel. If the user enables this interrupt, then the Frame Synchronizer block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • The instant that the channel declares an LOS condition. • The instant that the channel clears the LOS condition. <p>0 – Disables the “Change in LOS Condition” Interrupt.</p> |

| | | | |
|---|--------------------------------------|-----|---|
| | | | 1 – Enables the “Change in LOS Condition” Interrupt. |
| 0 | Change in AIS State Interrupt Enable | R/W | <p>Change in AIS Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in AIS (Alarm Indication Signal) Condition” Interrupt, within the Channel. If the user enables this interrupt, then the Frame Synchronizer block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • The instant that the channel declares an AIS condition. • The instant that the channel clears the AIS condition. <p>0 – Disables the “Change in AIS Condition” Interrupt. 1 – Enables the “Change in AIS Condition” Interrupt.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |

Table 585: RxE3 Interrupt Enable Register # 2 – G.751 (Address Location= 0xN313)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|---------------------------------------|---|---|----------|
| Unused | | | | Change in FERF State Interrupt Enable | Detection of BIP-4 Error Interrupt Enable | Detection of FAS Bit Error Interrupt Enable | Reserved |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 - 4 | Unused | R/O | Please set to “0” (the default value) for normal operation |
| 3 | Change in FERF State Interrupt Enable | R/W | <p>Change in FERF Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in FERF Condition” Interrupt. If the user enables this interrupt, then the Frame Synchronizer block will generate an interrupt anytime the state of the FERF condition changes.</p> <p>0 – Disables the “Change in FERF Condition” Interrupt. 1 – Enables the “Change in FERF Condition” Interrupt.</p> <p>Note: This bit-field is ignored anytime the Frame Synchronizer block is by-passed.</p> |
| 2 | Detection of BIP-4 Error Interrupt Enable | R/W | <p>Detection of BIP-4 Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of BIP-4 Error” Interrupt. If the user enables this interrupt, then the Frame Synchronizer block will generate an interrupt anytime it detects a BIP-4 error, within the incoming E3 data stream.</p> <p>0 – Disables the “Detection of BIP-4 Error” Interrupt. 1 – Enables the “Detection of BIP-4 Error” Interrupt.</p> <p>Note: This bit-field is ignored anytime the Frame Synchronizer block is by-passed.</p> |
| 1 | Detection of FAS Bit Error Interrupt Enable | R/W | <p>Detection of FAS (Framing Alignment Signal) Bit Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “FAS Bit Error” Interrupt. If the user enables this interrupt, then the Frame Synchronizer block will generate an interrupt anytime it detects an FAS error within the incoming E3 data stream.</p> <p>0 – Disables the “Detection of FAS Bit Error” Interrupt. 1 – Enables the “Detection of FAS Bit Error” Interrupt.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |
| 0 | Unused | R/O | Please set to “0” (the default value) for normal operation. |

Table 586: RxE3 Interrupt Status Register # 1 – G.751 (Address Location= 0xN314)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-----------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| Unused | | | COFA Interrupt Status | Change in OOF State Interrupt Status | Change in LOF State Interrupt Status | Change in LOS State Interrupt Status | Change in AIS State Interrupt Status |
| R/O | R/O | R/O | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|---|
| 7 - 5 | Unused | R/O | |
| 4 | COFA Interrupt Status | RUR | <p>Change of Framing Alignment (COFA) Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of Framing Alignment (COFA) interrupt has occurred since the last read of this register.</p> <p>0 – The “COFA” Interrupt has NOT occurred since the last read of this register. 1 – The “COFA” Interrupt has occurred since the last read of this register.</p> |
| 3 | Change in OOF State Interrupt Status | RUR | <p>Change of OOF (Out of Frame) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of OOF Condition” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the DS3/E3 Framer block will generate an interrupt in response to either of the following condition.</p> <ul style="list-style-type: none"> Whenever the Frame Synchronizer block declares the OOF Condition. Whenever the Frame Synchronizer block clears the OOF Condition. <p>0 – The “Change in OOF Condition” Interrupt has NOT occurred since the last read of this register. 1 – The “Change in OOF Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the current OOF state of the DS3/E3 Framer block by reading out the state of Bit 5 (RxOOF) within the “Rx E3 Configuration and Status # 2 – G.751” (Address Location= 0xN311).</p> |
| 2 | Change in LOF State Interrupt Status | RUR | <p>Change of LOF (Loss of Frame) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of LOF Condition” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the DS3/E3 Framer block will generate an interrupt in response to either of the following condition.</p> <ul style="list-style-type: none"> Whenever the Frame Synchronizer block declares the LOF Condition. Whenever the Frame Synchronizer block clears the LOF Condition. <p>0 – The “Change in LOF Condition” Interrupt has NOT occurred since the last read of this register. 1 – The “Change in LOF Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the current LOF state of the DS3/E3 Framer block by reading out the state of Bit 6 (RxLOF) within the “Rx E3 Configuration and Status # 2 – G.751” (Address Location= 0xN311).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--------------------------------------|-----|---|
| 1 | Change in LOS State Interrupt Status | RUR | <p>Change of LOS (Loss of Signal) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of LOS Condition” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the DS3/E3 Framer block will generate an interrupt in response to either of the following condition.</p> <ul style="list-style-type: none"> • Whenever the Frame Synchronizer block declares the LOS Condition. • Whenever the Frame Synchronizer block clears the LOS Condition. <p>0 – The “Change of LOS Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Change of LOS Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can obtain the current LOS state of the DS3/E3 Framer block by reading out the state of Bit 4 (RxLOS) within the “RxE3 Configuration and Status # 2 – G.751” (Address Location= 0xN311).</i></p> |
| 0 | Change in AIS State Interrupt Status | RUR | <p>Change of AIS Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of AIS Condition” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the DS3/E3 Framer block will generate an interrupt in response to either of the following condition.</p> <ul style="list-style-type: none"> • Whenever the Frame Synchronizer block declares the AIS Condition. • Whenever the Frame Synchronizer block clears the AIS Condition. <p>0 – The “Change of AIS Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Change of AIS Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can obtain the current AIS state of the DS3/E3 Framer block by reading out the state of Bit 3 (RxAIS) within the “RxE3 Configuration and Status # 2 – G.751” (Address Location= 0xN311).</i></p> |

Table 587: RxE3 Interrupt Status Register # 2 – G.751 (Address Location= 0xN315)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|---|---|---|----------|
| Unused | | | | Change of FERF Condition Interrupt Status | Detection of BIP-4 Error Interrupt Status | Detection of FAS Bit Error Interrupt Status | Reserved |
| R/O | R/O | R/O | R/O | RUR | RUR | RUR | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 – 4 | Unused | R/O | |
| 3 | Change of FERF Condition Interrupt Status | RUR | <p>Change of FERF Condition Interrupt:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in FERF Condition” interrupt has occurred since the last read of this register.</p> <p>0 – The “Change in FERF Condition” interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Change in FERF Condition” interrupt has occurred since the last read of this register.</p> |
| 2 | Detection of BIP-4 Error Interrupt Status | RUR | <p>Detection of BIP-4 Error Interrupt:</p> <p>This “RESET-upon-READ” bit-field indicates whether or not the “Detection of BIP-4 Error” interrupt has occurred since the last read of this register.</p> <p>0 – The “Detection of BIP-4 Error” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Detection of BIP-4 Error” Interrupt has occurred since the last read of this register.</p> |
| 1 | Detection of FAS Bit Error Interrupt Status | RUR | <p>Detection of FAS Bit Error Interrupt:</p> <p>This “RESET-upon-READ” bit-field indicates whether or not the “Detection of FAS Bit Error” interrupt has occurred since the last read of this register.</p> <p>0 – The “Detection of FAS Bit Error” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The “Detection of FAS Bit Error” Interrupt has occurred since the last read of this register.</p> |
| 0 | Unused | R/O | |

Table 588: RxE3 LAPD Control Register – G.751 (Address Location= 0xN318)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------|-----------------------|--------|-------|-------|---------------|-------------------------|-------------------------|
| RxLAPD Any | Message Check Disable | Unused | | | RxLAPD Enable | RxLAPD Interrupt Enable | RxLAPD Interrupt Status |
| R/W | R/W | R/O | R/O | R/O | R/W | R/W | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|--|
| 7 | RxLAPD Any | R/W | <p>Receive LAPD – Any kind:</p> <p>This READ/WRITE bit-field permits the user to configure the LAPD Receiver to receive any kind of LAPD Message (or HDLC Message) with a size of 82 bytes or less. If the user implements this option, then the LAPD Receiver will be capable of receiving any kind of HDLC Message (with any value of header bytes). The only restriction is that the size of the HDLC Message must not exceed 82 bytes.</p> <p>0 – Does not invoke this “Any Kind of HDLC Message” feature. In this case, the LAPD Receiver will only receive HDLC Messages that contains the Bellcore GR-499-CORE values for SAPI and TEI.</p> <p>1 - Invokes this “Any Kind of HDLC Message” feature. In this case, the LAPD Receiver will be able to receive HDLC Messages that contain any header byte values.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> <p>The user can determine the size (or byte count) of the most recently received LAPD/PMDL Message, by reading the contents of the “RxLAPD Byte Count” Register (Address Location= 0xN384).</p> |
| 6 | Message Check Disable | R/W | <p>Message Check Disable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the new message comparison logic. If the user disables the new message comparison logic, then every message received would generate an interrupt.</p> <p>0 – Enables the new message comparison logic</p> <p>1 – Disables the new message comparison logic</p> |
| 5 – 3 | Unused | R/O | |
| 2 | RxLAPD Enable | R/W | <p>LAPD Receiver Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the LAPD Receiver within the channel. If the user enables the LAPD Receiver, then it will immediately begin extracting out and monitoring the data (being carried via the “DL” bits) within the incoming DS3 data stream.</p> <p>0 – Enables the LAPD Receiver.</p> <p>1 – Disables the LAPD Receiver.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |
| 1 | RxLAPD Interrupt Enable | R/W | <p>Receive LAPD Message Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Receive LAPD Message” Interrupt. If the user enables this interrupt, then the channel will generate an interrupt, anytime the LAPD Receiver receives a new PMDL Message.</p> |

| | | | |
|---|-------------------------|-----|---|
| | | | <p>0 – Disables the “Receive LAPD Message” Interrupt. 1 – Enables the “Receive LAPD Message” Interrupt.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |
| 0 | RxLAPD Interrupt Status | RUR | <p>Receive LAPD Message Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Receive LAPD Message” Interrupt has occurred since the last read of this register.</p> <p>0 – “Receive LAPD Message” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – “Receive LAPD Message” Interrupt has occurred since the last read of this register.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 589: RxE3 LAPD Status Register – G.751 (Address Location= 0xN319)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|---------|-----------------|-------|-----------|-------------|----------------|--------------|
| Unused | RxABORT | RxLAPDType[1:0] | | RxCR Type | RxFCS Error | End of Message | Flag Present |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | | | | | | | | | | | | |
|-----------------|-----------------|----------------------------|---|-----------------|--|--------------|---|---|------------------------|---|---|----------------------------|---|---|----------------------------|---|---|---------------------------|
| 7 | Unused | R/O | | | | | | | | | | | | | | | | |
| 6 | RxABORT | R/O | <p>Receive ABORT Sequence Indicator:</p> <p>This READ-ONLY bit-field indicates that the LAPD Receiver has received an ABORT sequence (e.g., a string of seven consecutive “0s”).</p> <p>0 – LAPD Receiver has NOT received an ABORT sequence. 1 – LAPD Receiver has received an ABORT sequence.</p> <p>Note: Once the LAPD Receiver receives an ABORT sequence, it will set this bit-field “high”, until it receives another LAPD Messages.</p> | | | | | | | | | | | | | | | |
| 5 – 4 | RxLAPDType[1:0] | R/O | <p>Receive LAPD Message Type Indicator:</p> <p>These two READ-ONLY bits indicate the type of LAPD Message that is residing within the Receive LAPD Message buffer. The relationship between the content of these two bit-fields and the corresponding message type is presented below.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="2">RxLAPDType[1:0]</th> <th>Message Type</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>CL Path Identification</td> </tr> <tr> <td>0</td> <td>1</td> <td>Idle Signal Identification</td> </tr> <tr> <td>1</td> <td>0</td> <td>Test Signal Identification</td> </tr> <tr> <td>1</td> <td>1</td> <td>ITU-T Path Identification</td> </tr> </tbody> </table> | RxLAPDType[1:0] | | Message Type | 0 | 0 | CL Path Identification | 0 | 1 | Idle Signal Identification | 1 | 0 | Test Signal Identification | 1 | 1 | ITU-T Path Identification |
| RxLAPDType[1:0] | | Message Type | | | | | | | | | | | | | | | | |
| 0 | 0 | CL Path Identification | | | | | | | | | | | | | | | | |
| 0 | 1 | Idle Signal Identification | | | | | | | | | | | | | | | | |
| 1 | 0 | Test Signal Identification | | | | | | | | | | | | | | | | |
| 1 | 1 | ITU-T Path Identification | | | | | | | | | | | | | | | | |
| 3 | RxCR Type | R/O | <p>Received C/R Value:</p> <p>This READ-ONLY bit-field indicates the value of the C/R bit (within one of the header bytes) of the most recently received LAPD Message.</p> | | | | | | | | | | | | | | | |
| 2 | RxFCS Error | R/O | <p>Receive Frame Check Sequence (FCS) Error Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the most recently received LAPD Message frame contained an FCS error.</p> <p>0 – The most recently received LAPD Message frame does not contain an FCS error. 1 – The most recently received LAPD Message frame does contain an FCS error.</p> | | | | | | | | | | | | | | | |
| 1 | End of Message | R/O | <p>End of Message Indicator</p> <p>This READ-ONLY bit-field indicates whether or not the LAPD Receiver has received a complete LAPD Message.</p> <p>0 – LAPD Receiver is currently receiving a LAPD Message, but has not</p> | | | | | | | | | | | | | | | |

| | | | |
|---|--------------|-----|---|
| | | | <p>received the complete message.</p> <p>1 – LAPD Receiver has received a completed LAPD Message.</p> <p>Note: <i>Once the LAPD Receiver sets this bit-field “high”, this bit-field will remain high, until the LAPD Receiver begins to receive a new LAPD Message.</i></p> |
| 0 | Flag Present | R/O | <p>Receive Flag Sequence Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the LAPD Receiver is currently receiving the Flag Sequence (e.g., a continuous stream of 0x7E octets within the Data Link channel).</p> <p>0 – LAPD Receiver is NOT currently receiving the Flag Sequence octet.</p> <p>1 – LAPD Receiver is currently receiving the Flag Sequence octet.</p> |

Table 590: RxE3 Service Bits Register – G.751 (Address Location= 0xN31A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|-------|
| Unused | | | | | | RxA | RxN |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------|------|---|
| 7 - 2 | Unused | R/O | |
| 1 | RxA | R/O | <p>Received A Bit Value:</p> <p>This READ-ONLY bit-field reflects the value of the “A” bit, within the most recently received E3 frame.</p> |
| 0 | RxN | R/O | <p>Received N Bit Value:</p> <p>This READ-ONLY bit-field reflects the value of the “N” bit, within the most recently received E3 frames.</p> |

1.12.5 RECEIVE E3, ITU-T G.832 RELATED REGISTERS

Table 591: RxE3 Configuration and Status Register # 1 – G.832 (Address Location= 0xN310)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------|-------|-------|--------------|--------------|-------------------|-------|-------|
| RxPLDType[2:0] | | | RxFERF Algo. | RxTMark Algo | RxPLDTypeExp[2:0] | | |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------|------|--|
| 7 - 5 | RxPLDType[2:0] | R/O | Received PLD (Payload) Type[2:0]: These three READ-ONLY bit-fields reflect the value of the Payload Type bits, within the MA byte of the most recently received E3 frame. |
| 4 | RxFERF Algo | R/W | Receive FERF Declaration/Clearance Algorithm: This READ/WRITE bit-field permits the user to select a “Receive FERF Declaration and Clearance” Algorithm, as indicated below. 0 – The Frame Synchronizer block will declare a FERF condition if it receives the FERF indicator in 3 consecutive E3 frames. Additionally, the Frame Synchronizer block will also clear the FERF condition if it no longer receives the FERF indicator for 3 consecutive E3 frames. 1 – The Frame Synchronizer block will declare a FERF condition if it receives the FERF indicator in 5 consecutive E3 frames. Additionally, the Frame Synchronizer block will also clear the FERF condition if it no longer receives the FERF indicator for 5 consecutive E3 frames. |
| 3 | RxTMark Algo | R/W | Receive Timing Marker Validation Algorithm: This READ/WRITE bit-field permits the user to select the “Receive Timing Marker Validation” algorithm, as indicated below. 0 – The Timing Marker will be validated if it is of the same state for three (3) consecutive E3 frames. 1 – The Timing Marker will be validated if it is of the same state for five (5) consecutive E3 frames. |
| 2 - 0 | RxPLDTypeExp[2:0] | R/W | Receive PLD (Payload) Type – Expected: This READ/WRITE bit-field permits the user to specify the “expected value” for the Payload Type, within the MA bytes of each incoming E3 frame. If the Frame Synchronizer block receives a Payload Type that differs then what has been written into these register bits, then it will generate the “Payload Type Mismatch” Interrupt. |

Table 592: RxE3 Configuration and Status Register # 2 – G.832 (Address Location= 0xN311)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------|-------|-------|-------|-------|--------------|---------|--------|
| RxLOF Algo | RxLOF | RxOOF | RxLOS | RxAIS | RxPLD Unstab | RxTMark | RxFERF |
| R/W | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------|------|---|
| 7 | RxLOF Algo | R/W | <p>Receive LOF (Loss of Frame) Declaration Algorithm:</p> <p>This READ/WRITE bit-field permits the user to select a “Receive LOF Declaration” Algorithm, as indicated below.</p> <p>0 – The Frame Synchronizer will declare a Loss of Frame condition after it has resided within the “OOF” (Out of Frame) condition for 24 E3 frame periods.</p> <p>1 – The Frame Synchronizer will declare a Loss of Frame condition after it has resided within the “OOF” condition for 8 E3 frame periods.</p> |
| 6 | RxLOF | R/O | <p>Receive Loss of Frame Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Frame Synchronizer is currently declaring a Loss of Frame condition, as indicated below.</p> <p>0 – The Frame Synchronizer block is NOT currently declaring a Loss of Frame condition.</p> <p>1 – The Frame Synchronizer block is currently declaring a Loss of Frame condition.</p> |
| 5 | RxOOF | R/O | <p>Receive Out of Frame Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Frame Synchronizer is currently declaring an Out of Frame (OOF) condition, as indicated below.</p> <p>0 – The Frame Synchronizer block is NOT currently declaring an Out of Frame condition.</p> <p>1 – The Frame Synchronizer block is currently declaring an Out of Frame condition.</p> <p>Note: The Frame Synchronizer block will declare an “OOF” condition if it detects FA1 or FA2 byte errors in four (4) consecutive “incoming” E3 frames.</p> |
| 4 | RxLOS | R/O | <p>Receive Loss of Signal Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Frame Synchronizer block is currently declaring an LOS (Loss of Signal) condition, as indicated below.</p> <p>0 – The Frame Synchronizer block is NOT currently declaring an LOS condition.</p> <p>1 – The Frame Synchronizer block is currently declaring an LOS condition.</p> |
| 3 | RxAIS | R/O | <p>Receive AIS Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Frame Synchronizer block is currently detecting an AIS pattern, in the incoming E3 data stream; as indicated below.</p> <p>0 – The Frame Synchronizer block is NOT currently detecting an AIS pattern in the incoming E3 data stream.</p> <p>1 – The Frame Synchronizer block is currently detecting an AIS pattern in the</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--------------|-----|---|
| | | | <p>incoming E3 data stream.</p> <p>Note: <i>The Frame Synchronizer block will declare an “AIS” condition if it detects 7 or less “0s” within two consecutive “incoming” E3 frames.</i></p> |
| 2 | RxPLD Unstab | R/O | <p>Receive Payload-Type Unstable Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Payload Type (within the MA bytes of each incoming E3 frame) has been consistent in the last 5 frames, as indicated below.</p> <p>0 – The Payload Type value has been consistent for at least 5 consecutive E3 frames.</p> <p>1 – The Payload Type value has NOT been consistency for the last 5 E3 frames.</p> |
| 1 | RxTMark | R/O | <p>Received (Validated) Timing Marker:</p> <p>This READ-ONLY bit-field indicates the value of the most recently validated “Timing Marker”.</p> |
| 0 | RxFERF | R/O | <p>Receive FERF (Far-End-Receive Failure) Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Frame Synchronizer is currently declaring a FERF condition, as indicated below.</p> <p>0 – The Frame Synchronizer block is NOT currently declaring a FERF condition.</p> <p>1 – The Frame Synchronizer block is currently declaring a FERF condition.</p> |

Table 593: Rx E3 Interrupt Enable Register # 1 – G.832 (Address Location= 0xN312)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|------------------------------------|------------------------------------|-----------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| Unused | Change in SSM MSG Interrupt Enable | Change in SSM OOS Interrupt Enable | COFA Interrupt Enable | Change in OOF State Interrupt Enable | Change in LOF State Interrupt Enable | Change in LOS State Interrupt Enable | Change in AIS State Interrupt Enable |
| R/O | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 | Unused | R/O | |
| 6 | Change in SSM MSG Interrupt Enable | R/W | <p>Change of Synchronization Status Message (SSM) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in SSM Message” Interrupt, as indicated below.</p> <p>0 – Disables the “Change in SSM Message” Interrupt.</p> <p>1 – Enables the “Change of SSM Message” Interrupt. In this configuration, the Frame Synchronizer block will generate an interrupt anytime it receives a new (or different) SSM Message in the incoming E3 data-stream.</p> |
| 5 | Change in SSM OOS State Interrupt Enable | R/W | <p>Change of SSM OOS (Out of Sequence) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of SSM OOS Condition” Interrupt, as indicated below.</p> <p>0 – Disables the “Change of SSM OOS Condition” Interrupt.</p> <p>1 – Enables the “Change of SSM OOS Condition” Interrupt. In this configuration, the Frame Synchronizer block will generate an interrupt under the following conditions.</p> <ul style="list-style-type: none"> When the Frame Synchronizer block declares an SSM OOS condition. When the Frame Synchronizer block clears the SSM OOS condition. |
| 4 | COFA Interrupt Enable | R/W | <p>Change of Framing Alignment Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of Framing Alignment” condition interrupt, as indicated below.</p> <p>0 – Disables the “Change of Framing Alignment” Interrupt.</p> <p>1 – Enables the “Change of Framing Alignment” Interrupt.</p> |
| 3 | Change in OOF State Interrupt Enable | R/W | <p>Change of OOF (Out of Frame) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of OOF Condition” Interrupt, as indicated below.</p> <p>0 – Disables the “Change of OOF Condition” Interrupt.</p> <p>1 – Enables the “Change of OOF Condition” Interrupt. In this configuration, the Frame Synchronizer block will generate an</p> |

| | | | |
|---|--------------------------------------|-----|--|
| | | | <p>interrupt under the following conditions.</p> <ul style="list-style-type: none"> • When the Frame Synchronizer block declares an OOF condition. • When the Frame Synchronizer block clears the OOF condition. |
| 2 | Change in LOF State Interrupt Enable | R/W | <p>Change of LOF (Loss of Frame) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of LOF Condition” Interrupt, as indicated below.</p> <p>0 – Disables the “Change of LOF Condition” Interrupt.</p> <p>1 – Enables the “Change of LOF Condition” Interrupt. In this configuration, the Frame Synchronizer block will generate an interrupt under the following conditions.</p> <ul style="list-style-type: none"> • When the Frame Synchronizer block declares an LOF condition. • When the Frame Synchronizer block clears the LOF condition. |
| 1 | Change in LOS State Interrupt Enable | R/W | <p>Change of LOS (Loss of Signal) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of LOS Condition” Interrupt, as indicated below.</p> <p>0 – Disables the “Change of LOS Condition” Interrupt.</p> <p>1 – Enables the “Change of LOS Condition” Interrupt. In this configuration, the Frame Synchronizer block will generate an interrupt under the following conditions.</p> <ul style="list-style-type: none"> • When the Frame Synchronizer block declares an LOS condition. • When the Frame Synchronizer block clears the LOS condition. |
| 0 | AIS Interrupt Enable | R/W | <p>Change of AIS (Alarm Indication Signal) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of AIS Condition” Interrupt, as indicated below.</p> <p>0 – Disables the “Change of AIS Condition” Interrupt.</p> <p>1 – Enables the “Change of AIS Condition” Interrupt. In this configuration, the Frame Synchronizer block will generate an interrupt under the following conditions.</p> <ul style="list-style-type: none"> • When the Frame Synchronizer block declares an AIS condition. • When the Frame Synchronizer block clears the AIS condition. |

Table 594: RxE3 Interrupt Enable Register # 2 – G.832 (Address Location= 0xN313)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|--|----------|--|---------------------------------------|---|--|----------------------------|
| Unused | Change in RxTTB Message Interrupt Enable | Reserved | Detection of FEBE Event Interrupt Enable | Change in FERF State Interrupt Enable | Detection of BIP-8 Error Interrupt Enable | Detection of Framing Byte Error Interrupt Enable | RxPLD Mis Interrupt Enable |
| R/O | R/W | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 | Unused | R/O | |
| 6 | Change in RxTTB Message Interrupt Enable | R/W | <p>Change in Receive Trail-Trace Buffer Message Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in RxTTB Message” Interrupt, as indicated below.</p> <p>0 – Disables the “Change in RxTTB Message” Interrupt.</p> <p>1 – Enables the “Change in RxTTB Message” Interrupt. In this mode, the Frame Synchronizer block will generate an interrupt anytime it receives a different TTB message, then what it had been receiving.</p> |
| 5 | Unused | R/W | |
| 4 | Detection of FEBE Event Interrupt Enable | R/W | <p>Detection of FEBE Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of FEBE” Interrupt, as indicated below.</p> <p>0 – Disables the “Detection of FEBE” Interrupt.</p> <p>1 – Enables the “Detection of FEBE” Interrupt. In this mode, the Frame Synchronizer block will generate an interrupt anytime it detects a FEBE (Far-End Block Error) indicator in the incoming E3 data-stream.</p> |
| 3 | Change in FERF State Interrupt Enable | R/W | <p>Change of FERF Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the Change of FERF Condition Interrupt, as indicated below.</p> <p>0 – Disables the “Change in FERF Condition” Interrupt.</p> <p>1 – Enables the “Change in FERF Condition” Interrupt. In this mode, the Frame Synchronizer block will generate an interrupt, in response to either of the following conditions.</p> <ul style="list-style-type: none"> When the Frame Synchronizer declares a FERF condition. When the Frame Synchronizer clears the FERF condition. |
| 2 | Detection of BIP-8 Error Interrupt Enable | R/W | <p>Detection of BIP-8 Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of BIP-8 Error” Interrupt, as indicated below.</p> <p>0 – Disables the “Detection of BIP-8 Error” Interrupt.</p> <p>1 – Enables the “Detection of BIP-8 Error” Interrupt. In this mode, the Frame Synchronizer block will generate an interrupt anytime it detects a BIP-8 error in the incoming E3 data-stream.</p> |
| 1 | Detection of Framing Byte Error Interrupt | R/W | <p>Detection of Framing Byte Interrupt Enable:</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|----------------------------|--|--|
| | Enable | | <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of Framing Byte Error” Interrupt, as indicated below.</p> <p>0 – Disables the “Detection of Framing Byte Error” Interrupt.</p> <p>1 – Enables the “Detection of Framing Byte Error” Interrupt. In this mode, the Frame Synchronizer block will generate an interrupt anytime it detects a FA1 or FA2 byte error in the incoming E3 data stream.</p> |
| 0 | RxPLD Mis Interrupt Enable | | <p>Received Payload Type Mismatch Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Receive Payload Type Mismatch” interrupt, as indicated below.</p> <p>0 – Disables the “Received Payload Type Mismatch” Interrupt.</p> <p>1 – Enables the “Received Payload Type Mismatch” Interrupt. In this mode, the Frame Synchronizer block will generate an interrupt anytime it receives a “Payload Type” value (within the MA byte) that differs from that written into the “RxPLDExp[2:0]” bit-fields.</p> |

Table 595: RxE3 Interrupt Status Register # 1 – G.832 (Address Location= 0xN314)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|------------------------------------|------------------------------------|-----------------------|--------------------------------------|--------------------------------------|--------------------------------------|--------------------------------------|
| Unused | Change in SSM MSG Interrupt Status | Change in SSM OOS Interrupt Status | COFA Interrupt Status | Change in OOF State Interrupt Status | Change in LOF State Interrupt Status | Change in LOS State Interrupt Status | Change in AIS State Interrupt Status |
| R/O | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 | Unused | R/O | |
| 6 | Change in SSM MSG Interrupt Status | RUR | <p>Change in SSM (Synchronization Status Message) Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in SSM Message” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the DS3/E3 Framer block will generate an interrupt, anytime it detects a change in the “SSM[3:0]” value that it has received via the incoming E3 data-stream.</p> <p>0 – Indicates that the “Change in SSM Message” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in SSM Message” Interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the newly received value for “SSM” by reading out the contents of Bits 3 through 1 (RxSSM[3:0]) within the “Rx E3 SSM Register – G.832” (Address Location= 0xN32C).</p> |
| 5 | Change in SSM OOS State Interrupt Status | RUR | <p>Change in SSM OOS (Out of Sequence) State Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in SSM OOS State” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the DS3/E3 Framer block will generate the “Change in SSM OOS State” Interrupt will response to the following events.</p> <ul style="list-style-type: none"> • When the DS3/E3 Frame Synchronizer block declares the SSM OOS Condition. • When the DS3/E3 Frame Synchronizer block clears the SSM OOS condition. <p>0 – Indicates that the “Change in SSM OOS Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in SSM OOS Condition” Interrupt has occurred since the last read of this register.</p> |
| 4 | COFA Interrupt Status | RUR | <p>COFA Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “COFA” (Change of Framing Alignment) Interrupt has occurred since the last read of this register.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--------------------------------------|-----|--|
| | | | <p>If this interrupt is enabled, then the DS3/E3 Framer block will generate an interrupt anytime it detects a new “Framing Alignment” with the incoming E3 data-stream.</p> <p>0 – Indicates that the “COFA Interrupt” has not occurred since the last of this register.</p> <p>1 – Indicates that the “COFA Interrupt” has occurred since the last read of this register.</p> |
| 3 | Change in OOF State Interrupt Status | RUR | <p>Change in OOF (Out of Frame) State Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in OOF State” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the DS3/E3 Framer block will generate the “Change in OOF State” Interrupt in response to the following events.</p> <ul style="list-style-type: none"> • When the DS3/E3 Frame Synchronizer block declares the “OOF Condition”. • When the DS3/E3 Frame Synchronizer block clears the “OOF Condition”. <p>0 – Indicates that the “Change in OOF State Interrupt” has not occurred since the last of this register.</p> <p>1 – Indicates that the “Change in OOF State Interrupt” has occurred since the last read of this register.</p> <p>Note: The user can determine the current state of the “AIS Condition” by reading out the contents of Bit 5 (RxOOF) within the “RxE3 Configuration and Status Register # 2 – G.832” (Address Location= 0xN311).</p> |
| 2 | Change in LOF State Interrupt Status | RUR | <p>Change in LOF (Loss of Frame) State Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in LOF State” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the DS3/E3 Framer block will generate the “Change in LOF State” Interrupt will occur in response to the following events.</p> <ul style="list-style-type: none"> • When the DS3/E3 Frame Synchronizer block declares the “LOF Condition”. • When the DS3/E3 Frame Synchronizer block clears the “LOF Condition”. <p>0 – Indicates that the “Change in LOF State Interrupt” has not occurred since the last of this register.</p> <p>1 – Indicates that the “Change in LOF State Interrupt” has occurred since the last read of this register.</p> <p>Note: The user can determine the current state of the “AIS Condition” by reading out the contents of Bit 6 (RxLOF) within the “RxE3 Configuration and Status Register # 2 – G.832” (Address Location= 0xN311).</p> |
| 1 | Change in LOS State Interrupt Status | RUR | <p>Change in LOS (Loss of Signal) State Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in LOS State” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the DS3/E3 Framer block will</p> |

| | | | |
|---|--------------------------------------|-----|---|
| | | | <p>generate the “Change in LOS State” Interrupt will occur in response to the following events.</p> <ul style="list-style-type: none"> • When the DS3/E3 Frame Synchronizer block declares the “LOS Condition”. • When the DS3/E3 Frame Synchronizer block clears the “LOS Condition”. <p>0 – Indicates that the “Change in LOS State Interrupt” has not occurred since the last of this register.</p> <p>1 – Indicates that the “Change in LOS State Interrupt” has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current state of the “AIS Condition” by reading out the contents of Bit 4 (RxLOS) within the “RxE3 Configuration and Status Register # 2 – G.832” (Address Location= 0xN311).</i></p> |
| 0 | Change in AIS State Interrupt Status | RUR | <p>Change in AIS State Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in AIS State” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the DS3/E3 Framer block will generate the “Change in AIS State” Interrupt will occur in response to the following events.</p> <ul style="list-style-type: none"> • When the DS3/E3 Frame Synchronizer block declares the “AIS Condition”. • When the DS3/E3 Frame Synchronizer block clears the “AIS Condition”. <p>0 – Indicates that the “Change in AIS State Interrupt” has not occurred since the last of this register.</p> <p>1 – Indicates that the “Change in AIS State Interrupt” has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current state of the “AIS Condition” by reading out the contents of Bit 3 (RxAIS) within the “RxE3 Configuration and Status Register # 2 – G.832” (Address Location= 0xN311).</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 596: RxE3 Interrupt Status Register # 2 – G.832 (Address Location= 0xN315)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|--|----------|--|---------------------------------------|---|--|----------------------------|
| Unused | Change in RxTTB Message Interrupt Status | Reserved | Detection of FEBE Event Interrupt Status | Change in FERF State Interrupt Status | Detection of BIP-8 Error Interrupt Status | Detection of Framing Byte Error Interrupt Status | RxPLD Mis Interrupt Status |
| R/O | RUR | R/O | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 | Unused | R/O | |
| 6 | Change in RxTTB Message Interrupt Status | RUR | <p>Change in Receive Trail-Trace Buffer Message Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in RxTTB Message” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the DS3/E3 Framer block will generate an interrupt anytime it receives a Trail-Trace Buffer Message, that is different from that of the previously received message.</p> <p>0 – Indicates that the “Change in Receive TTB Message” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in Receive TTB Message” Interrupt has occurred since the last read of this register.</p> <p>Note: The user can obtain the value of the most recently received TTB Message by reading out the contents of the “RxE3 TTB-0” through “RxE3 TTB-15” registers (Address Location= 0xN31C through 0xN32B).</p> |
| 5 | Unused | R/O | |
| 4 | Detection of FEBE Event Interrupt Status | RUR | <p>Detection of FEBE Event Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of FEBE Event” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the DS3/E3 Framer block will generate an interrupt anytime is detects a FEBE event in the incoming E3 data-stream.</p> <p>0 – Indicates that the “Detection of FEBE Event” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of FEBE Event” Interrupt has occurred since the last read of this register.</p> |
| 3 | Change in FERF State Interrupt Status | RUR | <p>Change in FERF (Far-End Receive Failure) State Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in FERF State” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the DS3/E3 Framer block will generate an interrupt in response to the following events.</p> <ul style="list-style-type: none"> • When the Frame Synchronizer block declares the FERF condition. • When the Frame Synchronizer block clears the FERF condition. <p>0 – Indicates that the “Change in FERF State” Interrupt has NOT</p> |

| | | | |
|---|--|-----|--|
| | | | <p>occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in FERF State” Interrupt has occurred since the last read of the register.</p> <p>Note: <i>The user can obtain the state of the FERF condition, by reading out the contents of Bit 0 (RxFERF) within the “RxE3 Configuration and Status Register # 2 – G.832” (Address Location= 0xN311).</i></p> |
| 2 | Detection of BIP-8 Error Interrupt Status | RUR | <p>Detection of BIP-8 Error Interrupt Status: This RESET-upon-READ bit-field indicates whether or not the “Detection of BIP-8 Error” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the DS3/E3 Framer block will generate an interrupt anytime it detects a BIP-8 Error in the incoming E3 data-stream.</p> <p>0 – Indicates that the “Detection of BIP-8 Error” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of BIP-8 Error” Interrupt has occurred since the last read of this register.</p> |
| 1 | Detection of Framing Byte Error Interrupt Status | RUR | <p>Detection of Framing Byte Error Interrupt Status: This RESET-upon-READ bit-field indicates whether or not the “Detection of Framing Byte Error” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the DS3/E3 Framer block will generate an interrupt anytime it detects an error in either the FA1 or FA2 byte, within the incoming E3 data-stream.</p> <p>0 – Indicates that the “Detection of Framing Byte Error” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of Framing Byte Error” Interrupt has occurred since the last read of this register.</p> |
| 0 | Detection of PLD Type Mismatch Interrupt Status | RUR | <p>Detection of Payload Type Mismatch Interrupt Status: This RESET-upon-READ bit-field indicates whether or not the “Detection of Payload Type Mismatch” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the DS3/E3 Framer block will generate an interrupt anytime it receives an E3 data-stream that contains a “RxPLDType[2:0]” that is different from the “RxPLDTypeExp[2:0]” value.</p> <p>0 – Indicates that the “Detection of Payload Type Mismatch” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of Payload Type Mismatch” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can obtain the contents of the most recently received Payload Type by reading out the contents of Bits 7 through 5 (RxPLDType[2:0]) within the “RxE3 Configuration and Status Register # 1 – G.832” (Address Location= 0xN310).</i></p> |

Table 597: RxE3 LAPD Control Register – G.832 (Address Location= 0xN318)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------|-----------------------|--------|-------|-----------------|---------------|-------------------------|-------------------------|
| RxLAPD Any | Message Check Disable | Unused | | DL from NR Byte | RxLAPD Enable | RxLAPD Interrupt Enable | RxLAPD Interrupt Status |
| R/W | R/W | R/O | R/O | R/W | R/W | R/W | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 | RxLAPD Any | R/W | <p>Receive LAPD – Any kind:</p> <p>This READ/WRITE bit-field permits the user to configure the LAPD Receiver to receive any kind of LAPD Message (or HDLC Message) with a size of 82 bytes or less. If the user implements this option, then the LAPD Receiver will be capable of receiving any kind of HDLC Message (with any value of header bytes). The only restriction is that the size of the HDLC Message must not exceed 82 bytes.</p> <p>0 – Does not invoke this “Any Kind of HDLC Message” feature. In this case, the LAPD Receiver will only receive HDLC Messages that contains the Bellcore GR-499-CORE values for SAPI and TEI.</p> <p>1-Invokes this “Any Kind of HDLC Message” feature. In this case, the LAPD Receiver will be able to receive HDLC Messages that contain any header byte values.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> <p>The user can determine the size (or byte count) fo the most recently received LAPD/PMDL Message, by reading the contents of the “RxLAPD Byte Count” Register (Address Location= 0xN384).</p> |
| 6 | Message Check Disable | R/W | <p>Message Check Disable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the new message comparison logic. If the user disables the new message comparison logic, then every message received would generate an interrupt.</p> <p>0 – Enables the new message comparison logic</p> <p>1 – Disables the new message comparison logic</p> |
| 6 – 4 | Unused | R/O | |
| 3 | DL from NR Byte | R/W | <p>PMDL in NR Byte Select:</p> <p>This READ/WRITE bit-field permits the user to configure the LAPD Receiver to extract out the PMDL data from the NR or GC byte, within the incoming E3 data stream.</p> <p>0 – The LAPD Receiver will extract PMDL information from the GC byte, within the incoming E3 data stream.</p> <p>1 – The LAPD Receiver will extract PMDL information from the NR byte, within the incoming E3 data stream.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |
| 2 | RxLAPD Enable | R/W | <p>LAPD Receiver Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the LAPD Receiver within the channel. If the user enables the LAPD Receiver, then it will immediately begin extracting out and monitoring the data (being carried via the “DL” bits) within the incoming DS3 data stream.</p> |

| | | | |
|---|-------------------------------|-----|--|
| | | | <p>0 – Enables the LAPD Receiver. 1 – Disables the LAPD Receiver.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |
| 1 | RxLAPD Interrupt Enable | R/W | <p>Receive LAPD Message Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Receive LAPD Message” Interrupt. If the user enables this interrupt, then the channel will generate an interrupt, anytime the LAPD Receiver receives a new PMDL Message.</p> <p>0 – Disables the “Receive LAPD Message” Interrupt. 1 – Enables the “Receive LAPD Message” Interrupt.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |
| 0 | RxLAPD Interrupt Status | RUR | <p>Receive LAPD Message Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Receive LAPD Message” Interrupt has occurred since the last read of this register.</p> <p>0 – “Receive LAPD Message” Interrupt has NOT occurred since the last read of this register. 1 – “Receive LAPD Message” Interrupt has occurred since the last read of this register.</p> <p>Note: This bit-field is ignored if the Frame Synchronizer block is by-passed.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 598: RxE3 LAPD Status Register – G.832 (Address Location= 0xN319)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|---------|-----------------|-------|-----------|-------------|----------------|--------------|
| Unused | RxABORT | RxLAPDType[1:0] | | RxCR Type | RxFCS Error | End of Message | Flag Present |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | | | | | | | | | | | | |
|-----------------|-----------------|----------------------------|---|-----------------|--|--------------|---|---|------------------------|---|---|----------------------------|---|---|----------------------------|---|---|---------------------------|
| 7 | Unused | R/O | | | | | | | | | | | | | | | | |
| 6 | RxABORT | R/O | <p>Receive ABORT Sequence Indicator:</p> <p>This READ-ONLY bit-field indicates that the LAPD Receiver has received an ABORT sequence (e.g., a string of seven consecutive “0s”).</p> <p>0 – LAPD Receiver has NOT received an ABORT sequence.</p> <p>1 - LAPD Receiver has received an ABORT sequence.</p> <p>Note: Once the LAPD Receiver receives an ABORT sequence, it will set this bit-field “high”, until it receives another LAPD Messages.</p> | | | | | | | | | | | | | | | |
| 5 – 4 | RxLAPDType[1:0] | R/O | <p>Receive LAPD Message Type Indicator:</p> <p>These two READ-ONLY bits indicate the type of LAPD Message that is residing within the Receive LAPD Message buffer. The relationship between the content of these two bit-fields and the corresponding message type is presented below.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="2">RxLAPDType[1:0]</th> <th>Message Type</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>CL Path Identification</td> </tr> <tr> <td>0</td> <td>1</td> <td>Idle Signal Identification</td> </tr> <tr> <td>1</td> <td>0</td> <td>Test Signal Identification</td> </tr> <tr> <td>1</td> <td>1</td> <td>ITU-T Path Identification</td> </tr> </tbody> </table> | RxLAPDType[1:0] | | Message Type | 0 | 0 | CL Path Identification | 0 | 1 | Idle Signal Identification | 1 | 0 | Test Signal Identification | 1 | 1 | ITU-T Path Identification |
| RxLAPDType[1:0] | | Message Type | | | | | | | | | | | | | | | | |
| 0 | 0 | CL Path Identification | | | | | | | | | | | | | | | | |
| 0 | 1 | Idle Signal Identification | | | | | | | | | | | | | | | | |
| 1 | 0 | Test Signal Identification | | | | | | | | | | | | | | | | |
| 1 | 1 | ITU-T Path Identification | | | | | | | | | | | | | | | | |
| 3 | RxCR Type | R/O | <p>Received C/R Value:</p> <p>This READ-ONLY bit-field indicates the value of the C/R bit (within one of the header bytes) of the most recently received LAPD Message.</p> | | | | | | | | | | | | | | | |
| 2 | RxFCS Error | R/O | <p>Receive Frame Check Sequence (FCS) Error Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the most recently received LAPD Message frame contained an FCS error.</p> <p>0 – The most recently received LAPD Message frame does not contain an FCS error.</p> <p>1 – The most recently received LAPD Message frame does contain an FCS error.</p> | | | | | | | | | | | | | | | |
| 1 | End of Message | R/O | <p>End of Message Indicator</p> <p>This READ-ONLY bit-field indicates whether or not the LAPD Receiver has received a complete LAPD Message.</p> <p>0 – LAPD Receiver is currently receiving a LAPD Message, but has not</p> | | | | | | | | | | | | | | | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--------------|-----|---|
| | | | <p>received the complete message.</p> <p>1 – LAPD Receiver has received a completed LAPD Message.</p> <p>Note: <i>Once the LAPD Receiver sets this bit-field “high”, this bit-field will remain high, until the LAPD Receiver begins to receive a new LAPD Message.</i></p> |
| 0 | Flag Present | R/O | <p>Receive Flag Sequence Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the LAPD Receiver is currently receiving the Flag Sequence (e.g., a continuous stream of 0x7E octets within the Data Link channel).</p> <p>0 – LAPD Receiver is NOT currently receiving the Flag Sequence octet.</p> <p>1 – LAPD Receiver is currently receiving the Flag Sequence octet.</p> |

Table 599: RxE3 NR Byte Register – G.832 (Address Location= 0xN31A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------|-------|-------|-------|-------|-------|-------|-------|
| RxNR_Byte[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------|------|--|
| 7 - 0 | RxNR_Byte[7:0] | R/O | <p>Receive NR Byte Value:</p> <p>These READ-ONLY bit-fields contain the value of the NR byte, within the most recently received E3 frame.</p> |

Table 600: RxE3 GC Byte Register – G.832 (Address Location= 0xN31B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------|-------|-------|-------|-------|-------|-------|-------|
| RxGC_Byte[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------|------|--|
| 7 - 0 | RxGC_Byte[7:0] | R/O | <p>Receive GC Byte Value:</p> <p>These READ-ONLY bit-fields contain the value of the GC byte, within the most recently received E3 frame.</p> |

Table 601: RxE3 TTB-0 Register – G.832 (Address Location= 0xN31C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| RxTTB_0[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------|------|---|
| 7 - 0 | RxTTB_0[7:0] | R/O | <p>Receive Trail-Trace Buffer Message – Byte 0:</p> <p>These READ-ONLY bit-fields contain the contents of Byte 0 (e.g., the “Marker” Byte), within the most recently received Trail-Trace Buffer” Message.</p> |

Table 602: RxE3 TTB-1 Register – G.832 (Address Location= 0xN31D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| RxTTB_1[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------|------|---|
| 7 - 0 | RxTTB_1[7:0] | R/O | <p>Receive Trail-Trace Buffer Message – Byte 1:</p> <p>These READ-ONLY bit-fields contain the contents of Byte 1, within the most recently received Trail-Trace Buffer" Message.</p> |

Table 603: RxE3 TTB-2 Register – G.832 (Address Location= 0xN31E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| RxTTB_2[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------|------|---|
| 7 - 0 | RxTTB_2[7:0] | R/O | <p>Receive Trail-Trace Buffer Message – Byte 2:</p> <p>These READ-ONLY bit-fields contain the contents of Byte 2, within the most recently received Trail-Trace Buffer" Message.</p> |

Table 604: RxE3 TTB-3 Register – G.832 (Address Location= 0xN31F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| RxTTB_3[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------|------|---|
| 7 - 0 | RxTTB_3[7:0] | R/O | <p>Receive Trail-Trace Buffer Message – Byte 3:</p> <p>These READ-ONLY bit-fields contain the contents of Byte 3, within the most recently received Trail-Trace Buffer" Message.</p> |

Table 605: RxE3 TTB-4 Register – G.832 (Address Location= 0xN320)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| RxTTB_4[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------|------|--|
| 7 - 0 | RxTTB_4[7:0] | R/O | Receive Trail-Trace Buffer Message – Byte 4: These READ-ONLY bit-fields contain the contents of Byte 4, within the most recently received Trail-Trace Buffer" Message. |

Table 606: RxE3 TTB-5 Register – G.832 (Address Location= 0xN321)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| RxTTB_5[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------|------|--|
| 7 - 0 | RxTTB_5[7:0] | R/O | Receive Trail-Trace Buffer Message – Byte 5: These READ-ONLY bit-fields contain the contents of Byte 5, within the most recently received Trail-Trace Buffer" Message. |

Table 607: RxE3 TTB-6 Register – G.832 (Address Location= 0xN322)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| RxTTB_6[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------|------|--|
| 7 - 0 | RxTTB_6[7:0] | R/O | Receive Trail-Trace Buffer Message – Byte 6: These READ-ONLY bit-fields contain the contents of Byte 6, within the most recently received Trail-Trace Buffer" Message. |

Table 608: RxE3 TTB-7 Register – G.832 (Address Location= 0xN323)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| RxTTB_7[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------|------|--|
| 7 - 0 | RxTTB_7[7:0] | R/O | Receive Trail-Trace Buffer Message – Byte 7: These READ-ONLY bit-fields contain the contents of Byte 7, within the most recently received Trail-Trace Buffer" Message. |

Table 609: RxE3 TTB-8 Register – G.832 (Address Location= 0xN324)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| RxTTB_8[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------|------|--|
| 7 - 0 | RxTTB_8[7:0] | R/O | Receive Trail-Trace Buffer Message – Byte 8: These READ-ONLY bit-fields contain the contents of Byte 8, within the most recently received Trail-Trace Buffer" Message. |

Table 610: RxE3 TTB-9 Register – G.832 (Address Location= 0xN325)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| RxTTB_9[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------|------|--|
| 7 - 0 | RxTTB_9[7:0] | R/O | Receive Trail-Trace Buffer Message – Byte 9: These READ-ONLY bit-fields contain the contents of Byte 9, within the most recently received Trail-Trace Buffer" Message. |

Table 611: RxE3 TTB-10 Register – G.832 (Address Location= 0xN326)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| RxTTB_10[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------|------|--|
| 7 - 0 | RxTTB_10[7:0] | R/O | Receive Trail-Trace Buffer Message – Byte 10: These READ-ONLY bit-fields contain the contents of Byte 10, within the most recently received Trail-Trace Buffer" Message. |

Table 612: RxE3 TTB-11 Register – G.832 (Address Location= 0xN327)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| RxTTB_11[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------|------|--|
| 7 - 0 | RxTTB_11[7:0] | R/O | Receive Trail-Trace Buffer Message – Byte 11: These READ-ONLY bit-fields contain the contents of Byte 11, within the most recently received Trail-Trace Buffer" Message. |

Table 613: RxE3 TTB-12 Register – G.832 (Address Location= 0xN328)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| RxTTB_12[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------|------|--|
| 7 - 0 | RxTTB_12[7:0] | R/O | Receive Trail-Trace Buffer Message – Byte 12: These READ-ONLY bit-fields contain the contents of Byte 12, within the most recently received Trail-Trace Buffer" Message. |

Table 614: RxE3 TTB-13 Register – G.832 (Address Location= 0xN329)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| RxTTB_13[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------|------|---|
| 7 - 0 | RxTTB_13[7:0] | R/O | <p>Receive Trail-Trace Buffer Message – Byte 13:</p> <p>These READ-ONLY bit-fields contain the contents of Byte 13, within the most recently received Trail-Trace Buffer” Message.</p> |

Table 615: RxE3 TTB-14 Register – G.832 (Address Location= 0xN32A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| RxTTB_14[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------|------|---|
| 7 - 0 | RxTTB_14[7:0] | R/O | <p>Receive Trail-Trace Buffer Message – Byte 14:</p> <p>These READ-ONLY bit-fields contain the contents of Byte 14, within the most recently received Trail-Trace Buffer” Message.</p> |

Table 616: RxE3 TTB-15 Register – G.832 (Address Location= 0xN32B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| RxTTB_15[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------|------|---|
| 7 - 0 | RxTTB_15[7:0] | R/O | <p>Receive Trail-Trace Buffer Message – Byte 15:</p> <p>These READ-ONLY bit-fields contain the contents of Byte 15, within the most recently received Trail-Trace Buffer” Message.</p> |

Table 617: RxE3 SSM Register – G.832 (Address Location= 0xN32C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|---------|-------|----------|------------|-------|-------|-------|
| RxSSM Enable | MF[1:0] | | Reserved | RxSSM[3:0] | | | |
| R/W | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------|------|---|
| 7 | RxSSM Enable | R/W | <p>Receive SSM Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Synchronizer block to operate in either the “Old ITU-T G.832 Framing” format or in the “New ITU-T G.832 Framing” format.</p> <p>0 – Configures the Frame Synchronizer block to support the “Pre October 1998” version of the E3, ITU-T G.832 Framing format.</p> <p>1 – Configures the Frame Synchronizer block to support the “October 1998” version of the E3, ITU-T G.832 framing format.</p> |
| 6 - 5 | MF[1:0] | R/O | <p>Multi-Frame Identification:</p> <p>These READ-ONLY bit-fields reflect the current frame number, within the Received Multi-Frame.</p> <p>Note: <i>These bit-fields are only active if the DS3/E3 Frame Synchronizer block is active, and if Bit 7 (RxSSM Enable) of this register is set to “1”.</i></p> |
| 4 | Unused | R/O | |
| 3 - 0 | RxSSM[3:0] | R/O | <p>Receive Synchronization Status Message[3:0]:</p> <p>These READ-ONLY bit-fields reflect the content of the “SSM” bits, within the most recently received SSM Multiframe.</p> <p>Note: <i>These bit-fields are only active if the DS3/E3 Frame Synchronizer block is active, and if Bit 7 (RxSSM Enable) of this register is set to “1”.</i></p> |

1.12.6 TRANSMIT DS3 RELATED REGISTERS

Table 618: TxDS3 Configuration Register (Address Location= 0xN330)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------|-----------|--------|-------|-------|-----------------|-----------------|-----------------|
| Tx Yellow Alarm | Tx X-Bits | TxIdle | TxAIS | TxLOS | TxFERF upon LOS | TxFERF upon OOF | TxFERF upon AIS |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------|------|---|
| 7 | Tx Yellow Alarm | R/W | <p>Transmit Yellow Alarm (FERF) indicator:</p> <p>This READ/WRITE bit-field permits the user to force the Frame Generator block to transmit the FERF condition by setting both of the X-bits (within each outbound DS3 frame) to “0”.</p> <p>0 – “X” bits are set to the appropriate value, depending upon receive conditions (as detected by the Frame Synchronizer block).</p> <p>1 – “X” bits are forced to “0” and the FERF indicator is transmitted to the remote terminal equipment.</p> |
| 6 | Tx X-Bits | R/W | <p>Force X bits to “1”:</p> <p>This READ/WRITE bit-field permits the user to force the Frame Generator block to set the X-bits (within each outbound DS3 frame) to “1”.</p> <p>0 – “X” bits are set to the appropriate value, depending upon receive conditions (as detected by the Frame Synchronizer block).</p> <p>1 – “X” bits are forced to “1”.</p> |
| 5 | TxIdle | R/W | <p>Transmit DS3 Idle Signal:</p> <p>This READ/WRITE bit-field permits the user to force the Frame Generator block to transmit an Idle signal condition to the remote terminal equipment.</p> <p>0 – Normal traffic is generated and transmitted by the Frame Generator block.</p> <p>1 – Frame Generator block transmits the DS3 Idle Pattern.</p> <p>Note: This bit-field is ignored if “TxAIS” or “TxLOS” bit-fields are set to “1”.</p> <p>The exact pattern that the Frame Generator transmits (whenever this bit-field is set to “1”) depends upon the contents within Bits 3 through 0 (Tx_Idle_Pattern[3:0]) within the “Transmit DS3 Pattern” Register (Address Location= 0xN34C).</p> |
| 4 | TxAIS | R/W | <p>Transmit AIS Pattern:</p> <p>This READ/WRITE bit-field permits the user to force the Frame Generator block to transmit an AIS signal condition to the remote terminal equipment.</p> <p>0 – Normal traffic is generated and transmitted by the Frame Generator block.</p> <p>1 – Frame Generator block transmits the DS3 AIS Pattern.</p> <p>Note: This bit-field is ignored if the “TxLOS” bit-field is set to “1”.</p> <p>When this bit-field is set to “1”, it will transmit either a “Framed, repeating 1, 0, 1, 0, ...” pattern, or an “Unframed, All-Ones” pattern, depending upon the state of Bit 7 (TxAIS Unframed All Ones), within the “Transmit DS3 Pattern Register (Address Location= 0xN34C).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|-----------------|-----|--|
| 3 | TxLOS | R/W | <p>Transmit LOS Pattern:</p> <p>This READ/WRITE bit-field permits the user to force the Frame Generator block to transmit an LOS signal condition to the remote terminal equipment.</p> <p>0 – Normal traffic is generated and transmitted by the Frame Generator block.</p> <p>1 – Frame Generator block transmits the LOS (e.g., All Zeros) Pattern.</p> <p>Note: This bit-field is ignored if “TxAIS” or “TxLOS” are set to “1”.</p> <p>When this bit-field is set to “1”, it will transmit either an “All Zeros” pattern, or an “All Ones” pattern; depending upon the state of Bit 4 (TxLOS Pattern) within the “Transmit DS3 Pattern Register (Address Location=0xN34C).</p> |
| 2 | TxFERF upon LOS | R/W | <p>Transmit FERF upon Detection of LOS:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to automatically transmit the FERF indicator, anytime the Frame Synchronizer block declares an LOS condition.</p> <p>0 – Frame Generator block will NOT automatically transmit the FERF indicator, upon the Frame Synchronizer detecting an LOS condition.</p> <p>1 – Frame Generator block will automatically transmit the FERF indicator upon the Frame Synchronizer detecting an LOS condition.</p> |
| 1 | TxFERF upon OOF | R/W | <p>Transmit FERF upon Detection of OOF:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to automatically transmit the FERF indicator, anytime the Frame Synchronizer block declares an OOF condition.</p> <p>0 – Frame Generator block will NOT automatically transmit the FERF indicator, upon the Frame Synchronizer detecting an OOF condition.</p> <p>1 – Frame Generator block will automatically transmit the FERF indicator upon the Frame Synchronizer detecting an OOF condition.</p> |
| 0 | TxFERF upon AIS | R/W | <p>Transmit FERF upon Detection of AIS:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to automatically transmit the FERF indicator, anytime the Frame Synchronizer block declares an AIS condition.</p> <p>0 – Frame Generator block will NOT automatically transmit the FERF indicator, upon the Frame Synchronizer detecting an AIS condition.</p> <p>1 – Frame Generator block will automatically transmit the FERF indicator upon the Frame Synchronizer detecting an AIS condition.</p> |

Table 619: TxDS3 FEAC Configuration and Status Register (Address Location= 0xN331)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------------------------|-------------------------|---------------|-----------|-------------|
| Unused | | | TxFEAC Interrupt Enable | TxFEAC Interrupt Status | TxFEAC Enable | TxFEAC Go | TxFEAC Busy |
| R/O | R/O | R/O | R/W | RUR | R/W | R/W | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 - 5 | Unused | R/O | Please set to "0" for normal operation. |
| 4 | TxFEAC Interrupt Enable | R/W | <p>Transmit FEAC Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the "Transmit FEAC" Interrupt. If the user enables this interrupt, then the Frame Generator will generate an interrupt, once it has completed its 10th transmission of a given FEAC Message to the remote terminal equipment.</p> <p>0 – Transmit FEAC Interrupt is disabled.</p> <p>The Frame Generator block will NOT generate an interrupt after it has completed its 10th transmission of a given FEAC Message.</p> <p>1 – Transmit FEAC Interrupt is enabled.</p> <p>The Frame Generator block will generate an interrupt after it has completed its 10th transmission of a given FEAC Message.</p> |
| 3 | TxFEAC Interrupt Status | RUR | <p>Transmit FEAC Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the "Transmit FEAC Interrupt" has occurred since the last read of this register.</p> <p>0 – The Transmit FEAC Interrupt has NOT occurred since the last read of this register.</p> <p>1 – The Transmit FEAC Interrupt has occurred since the last read of this register.</p> |
| 2 | TxFEAC Enable | R/W | <p>Transmit FEAC Controller Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the Transmit FEAC Controller, within the Frame Generator block.</p> <p>0 – Disables the Transmit FEAC Controller.</p> <p>1 – Enables the Transmit FEAC Controller.</p> |
| 1 | TxFEAC Go | R/W | <p>Transmit FEAC Message Command:</p> <p>A "0" to "1" transition, within this bit-field configures the Transmit FEAC Controller to begin its transmission of the FEAC Message (which consists of the FEAC code, as specified within the "TxDS3 FEAC" Register).</p> <p>Note: The user is advised to perform a write operation that resets this bit-field back to "0", following execution of the command to transmit a FEAC Message.</p> |
| 0 | TxFEAC Busy | R/O | <p>Transmit FEAC Controller BUSY Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Transmit FEAC Controller is currently busy transmitting a FEAC Message to the remote terminal.</p> <p>0 – Transmit FEAC Controller is NOT busy.</p> <p>1 – Transmit FEAC Controller is currently transmitting the FEAC Message to the</p> |

| | | | |
|--|--|--|------------------|
| | | | remote terminal. |
|--|--|--|------------------|

Table 620: TxDS3 FEAC Register (Address Location= 0xN332)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-----------------|-------|-------|-------|-------|-------|--------|
| Unused | TxFEACCode[5:0] | | | | | | Unused |
| R/O | R/W | R/W | R/W | R/W | R/W | R/W | R/O |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------|------|--|
| 7 | Unused | R/O | |
| 6 - 1 | TxFEACCode[5:0] | R/W | <p>Transmit FEAC Code Word[5:0]</p> <p>These six (6) READ/WRITE bit-fields permit the user to specify the FEAC Code word that the Transmit FEAC Processor (within the Frame Generator block) should transmit to the remote terminal equipment.</p> <p>Once the user enables the “Transmit FEAC Controller” and commands it to begin its transmission, the Transmit FEAC Controller will then (1) encapsulate this six-bit code word into a 16-bit structure, (2) proceed to transmit this 16-bit structure 10 times, repeatedly, and then halt.</p> <p>Note: <i>These bit-fields are ignored if the user does not enable and use the Transmit FEAC Controller.</i></p> |
| 0 | Unused | R/O | |

Table 621: TxDS3 LAPD Configuration Register (Address Location= 0xN333)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------|--------|-------|-------|-----------------|----------|-----------------------|---------------|
| TxLAPD Any | Unused | | | Auto Retransmit | Reserved | TxLAPD Message Length | TxLAPD Enable |
| R/W | R/O | R/O | R/O | R/W | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 | TxLAPD Any | R/W | <p>Transmit LAPD – Any kind:</p> <p>This READ/WRITE bit-field permits the user to configure the LAPD Transmitter to transmit any kind of LAPD Message (or HDLC Message) with a size of 82 byte or less. If the user implements this option, then the LAPD Transmitter will be capable of transmitting any kind of HDLC frame (with any value of header bytes). The only restriction is that the size of the HDLC frame must not exceed 82 bytes.</p> <p>0 – Does not invoke this “Any Kind of HDLC Message” feature. In this case, the LAPD Transmitter will only transmit HDLC Messages that contains the Bellcore GR-499-CORE values for SAPI and TEI.</p> <p>1- Invokes this “Any Kind of HDLC Message” feature. In this case, the LAPD Transmitter will be able to transmit HDLC Messages that contain any header byte values.</p> <p>Note: <i>If the user invokes the “Any Kind of HDLC Message” feature, then he/she must indicate the size of the information payload (in terms of bytes) within the “Transmit LAPD Byte Count” Register (Address Location=0xN383).</i></p> |
| 6 - 4 | Unused | R/O | |
| 3 | Auto Retransmit | R/W | <p>Auto-Retransmit of LAPD Message:</p> <p>This READ/WRITE bit-field permits the user to configure the LAPD Transmitter to transmit PMDL messages, repeatedly at one-second intervals. Once the user enables this feature, and then commands the LAPD Transmitter to transmit a given PMDL Message; the LAPD Transmitter will then proceed to transmit this PMDL Message (based upon the contents within the Transmit LAPD Message Buffer) repeatedly at one second intervals.</p> <p>0 – Disables the Auto-Retransmit Feature.</p> <p>In this case, the PMDL Message will only be transmitted once, afterwards the LAPD Transmitter will proceed to transmit a continuous stream of Flag Sequence octets (0x7E) via the DL bits, within each output DS3 frame. No more PMDL Messages will be transmitted until the user commands another transmission.</p> <p>1 – Enables the Auto-Retransmit Feature.</p> <p>In this case, the LAPD Transmitter will transmit PMDL messages (based upon the contents within the Transmit LAPD Buffer) repeatedly at one-second intervals.</p> <p>Note: <i>This bit-field is ignored if the LAPD Transmitter is disabled.</i></p> |
| 2 | Reserved | R/O | |
| 1 | TxLAPD Message Length | R/W | <p>Transmit LAPD Message Length Select:</p> <p>This READ/WRITE bit-field permits the user to specify the length of the payload data within the out-bound LAPD/PMDL Message, as indicated below:</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---------------|-----|--|
| | | | <p>data within the outbound LAPD/PMDL Message, as indicated below.</p> <p>0 – Configures the LAPD Transmitter to transmit a LAPD/PMDL message that has a payload data size of 76 bytes.</p> <p>1 – Configures the LAPD Transmitter to transmit a LAPD/PMDL message that has a payload data size of 82 bytes.</p> |
| 0 | TxLAPD Enable | R/W | <p>LAPD Transmitter Enable:</p> <p>This READ/WRITE bit-field permits the user to enable the LAPD Transmitter, within the channel. Once the user enables the LAPD Transmitter, it will immediately begin transmitting the Flag Sequence octet (0x7E) to the remote terminal via the outbound “DL” bits, within each DS3 data stream. The LAPD Transmitter will continue to do this until the user commands the LAPD Transmitter to transmit a PMDL Message.</p> <p>0 – Disables the LAPD Transmitter.</p> <p>1 – Enables the LAPD Transmitter.</p> |

Table 622: TxDS3 LAPD Status/Interrupt Register (Address Location= 0xN334)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|------------|-----------|-------------------------|-------------------------|
| Unused | | | | TxDL Start | TxDL Busy | TxLAPD Interrupt Enable | TxLAPD Interrupt Status |
| R/O | R/O | R/O | R/O | R/W | R/O | R/W | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 - 4 | Unused | R/O | |
| 3 | TxDL Start | R/W | <p>Transmit LAPD Message Command:</p> <p>A “0” to “1” transition, within this bit-field commands the LAPD Transmitter to begin the following activities:</p> <ul style="list-style-type: none"> • Reading out the contents of the Transmit LAPD Message Buffer. • Zero-Stuffing of this data • FCS Calculation and Insertion • Fragmentation of this composite PMDL Message, and insertion into the “DL” bit-fields, within each outbound DS3 frame. |
| 2 | TxDL Busy | R/O | <p>Transmit LAPD Controller Busy Indicator:</p> <p>This “READ-ONLY” bit-field indicates whether or not the Transmit LAPD Controller is currently busy transmitting a PMDL Message to the remote terminal equipment. The user can continuously poll this bit-field in order to check for completion of transmission of the LAPD/PMDL Message.</p> <p>0 – LAPD Transmitter is NOT busy transmitting a PMDL Message. 1 – LAPD Transmitter is currently busy transmitting a PMDL Message.</p> |
| 1 | TxLAPD Interrupt Enable | R/W | <p>Transmit LAPD Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Transmit LAPD Interrupt”. If the user enables this interrupt, then the channel will generate an interrupt anytime the LAPD Transmitter has completed its transmission of a given LAPD/PMDL Message to the remote terminal.</p> <p>0 – Disables Transmit LAPD Interrupt. 1 – Enables Transmit LAPD Interrupt.</p> |
| 0 | TxLAPD Interrupt Status | RUR | <p>Transmit LAPD Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Transmit LAPD Interrupt” has occurred since the last read of this register.</p> <p>0 – Transmit LAPD Interrupt has NOT occurred since the last read of this register. 1 – Transmit LAPD Interrupt has occurred since the last read of this register.</p> |

Table 623: TxDS3 M-Bit Mask Register (Address Location= 0xN335)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------|-------|-------|----------------------|----------------|-------------------|-------|-------|
| TxFEBEDat[2:0] | | | FEBE Register Enable | Tx P-Bit Error | TxM_Bit_Mask[2:0] | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------|------|--|
| 7 - 5 | TxFEBEDat [2:0] | R/W | <p>Transmit FEBE Value:</p> <p>These READ/WRITE bit-fields, along with “FEBE Register Enable” permit the user to configure the Frame Generator block to transmit FEBE values (to the remote terminal) based upon the contents of these bit-fields.</p> <p>If the user sets the “FEBE Register Enable” bit-field to “1”, then the Frame Generator block will write the contents of these bit-fields into the FEBE bits, within each outbound DS3 frame.</p> <p>If the user sets the “FEBE Register Enable” bit-field to “0” then these register bits will be ignored.</p> |
| 4 | FEBE Register Enable | R/W | <p>Transmit FEBE (by Software) Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit FEBE values (to the remote terminal) per register setting via the “TxFEBEDat[2:0]” bit-field. This option provides the user with software control over the “outbound” FEBE values, within the DS3 data stream.</p> <p>0 – Configures the Frame Generator block to transmit FEBE values based upon receive conditions, as determined by the companion Frame Synchronizer block.</p> <p>1 – Configures the Frame Generator block to write the contents of the “TxFEBEDat[2:0]” bit-fields into the FEBE bits, within each “outbound” DS3 frame.</p> |
| 3 | Tx P-Bit Error | R/W | <p>Transmit P-Bit Error:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with erred P-bits, as indicated below.</p> <p>0 – DS3 frames with correct P-bits are generated and transmitted to the remote terminal equipment.</p> <p>1 – DS3 frames with erred P-bits are generated and transmitted to the remote terminal equipment.</p> |
| 2 – 0 | TxM_Bit_Mask[2:0] | R/W | <p>Transmit M-Bit Error:</p> <p>These READ/WRITE bit-fields permit the user to configure the Frame Generator block to transmit DS3 frames with erred M-bits.</p> <p>These three (3) bit-fields correspond to the three M-bits, within each outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of these bit-fields and the value of the three M-bits. The results of this calculation will be written back into the M-bit positions within each outbound DS3 frame.</p> <p>The user should set these bit-fields to “0, 0, 0” for normal (e.g., un-erred) operation.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 624: TxDS3 F-Bit Mask # 1 Register (; Address Location= 0xN336)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|---|---|---|---------------------|
| Unused | | | | F_Bit Mask[27]/ UDL Bit # 9 (C73) | F_Bit Mask [26]/ UDL Bit # 8 (C72) | F_Bit Mask [25]/ UDL Bit # 7 (C71) | F_Bit Mask [24]/ |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 - 4 | Unused | R/O | |
| 3 | F Bit Mask[27]/ UDL Bit # 9 (C73) | R/W | <p>Transmit F-Bit Error – Bit 28/UDL Bit # 9 (C73):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 28:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 28th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 28th F-bit. The results of this calculation will be written back into the 28th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 – Insert Enable for UDL Bit # 9 or C73 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “UDL Bit #9 (or C73)” bit-fields, within the outbound DS3 data-stream.</p> <p>0 – Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1 – Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| 2 | F Bit Mask [26]/ UDL Bit #8 (C72) | R/W | <p>Transmit F-Bit Error – Bit 27/UDL Bit # 8 (C72):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 27</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 27th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 27th F-bit. The results of this calculation will be written back into the 27th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 – Insert Enable for UDL Bit # 8 or C72 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “UDL Bit #8 (or C72)” bit-fields, within the outbound DS3 data-stream.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---------------------------------------|-----|--|
| | | | <p>0 – Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1 – Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| 1 | F Bit Mask [25]/ UDL Bit # 7 (C71) | R/W | <p>Transmit F-Bit Error – Bit 26/UDL Bit # 7 (C71):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 26:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 26th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 26th F-bit. The results of this calculation will be written back into the 26th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 – Insert Enable for UDL Bit # 7 or C71 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “UDL Bit #7 (or C71)” bit-fields, within the outbound DS3 data-stream.</p> <p>0 – Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1 – Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| 0 | F Bit Mask [24] | R/W | <p>Transmit F-Bit Error – Bit 25:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 25th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 25th F-bit. The results of this calculation will be written back into the 25th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>Note: This bit-field is ignored if Bit 7 (TxOHSrc), within the “Test Register (Address Location= 0xN30C) is set to the “1”.</p> |

Table 625: TxDS3 F-Bit Mask # 2 Register (Address Location= 0xN337)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------------------|---------------------------------------|---------------------------------------|-----------------|--------------------------------------|--------------------------------------|--------------------------------------|-----------------|
| F_Bit Mask [23]/ UDL Bit # 6 (C63) | F_Bit Mask [22]/ UDL Bit # 5 (C62) | F_Bit Mask [21]/ UDL Bit # 4 (C61) | F_Bit Mask [20] | F_Bit Mask [19]/ DL Bit # 3 (C53) | F_Bit Mask [18]/ DL Bit # 2 (C52) | F_Bit Mask [17]/ DL Bit # 1 (C51) | F_Bit Mask [16] |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------------|------|---|
| 7 | F Bit Mask[23]/ UDL Bit # 6 (C63) | R/W | <p>Transmit F-Bit Error – Bit 24/UDL Bit # 6 (C63):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Indirect Address = 0xNE, 0x0C; Direct Address Address Location= 0xNFN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 24:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 24th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 24th F-bit. The results of this calculation will be written back into the 24th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for UDL Bit # 6 or C63 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “UDL Bit # 6 (or C63)” bit-fields, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| 6 | F Bit Mask [22]/ UDL Bit # 5 (C62) | R/W | <p>Transmit F-Bit Error – Bit 23/UDL Bit # 5 (C62):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 23:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 23rd F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 23rd F-bit. The results of this calculation will be written back into the 23rd F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for UDL Bit # 5 or C62 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “UDL Bit # 5 (or C62)” bit-fields, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---------------------------------------|-----|--|
| | | | <p>this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| 5 | F Bit Mask [21]/ UDL Bit # 4 (C61) | R/W | <p>Transmit F-Bit Error – Bit 22/UDL Bit # 4 (C61):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 22:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 22nd F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 22nd F-bit. The results of this calculation will be written back into the 22nd F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for UDL Bit # 4 or C61 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “UDL Bit # 4 (or C61)” bit-fields, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| 4 | F Bit Mask [20] | R/W | <p>Transmit F-Bit Error – Bit 21:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 21st F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 21st F-bit. The results of this calculation will be written back into the 21st F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> |
| 3 | F Bit Mask [19]/ DL Bit # 3 (C53) | R/W | <p>Transmit F-Bit Error – Bit 20/DL Bit # 3 (C53):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 20:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 20th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 20th F-bit. The results of this calculation will be written back into the 20th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for DL Bit # 3 or C53 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “DL Bit # 3 (or C53)” bit-fields, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into</p> |

| | | | |
|---|--------------------------------------|-----|---|
| | | | <p>this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| 2 | F Bit Mask [18]/ DL Bit # 2 (C52) | R/W | <p>Transmit F-Bit Error – Bit 19/DL Bit # 2 (C52):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 19:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 19th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 19th F-bit. The results of this calculation will be written back into the 19th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for DL Bit # 2 or C52 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “DL Bit # 2 (or C52)” bit-fields, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| 1 | F Bit Mask [17]/ DL Bit # 1 (C51) | R/W | <p>Transmit F-Bit Error – Bit 18/DL Bit # 1 (C51):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 18:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 18th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 18th F-bit. The results of this calculation will be written back into the 18th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for DL Bit # 1 or C51 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “DL Bit # 1 (or C51)” bit-fields, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| 0 | F Bit Mask [16] | R/W | <p>Transmit F-Bit Error – Bit 17:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 17th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 17th F-bit. The results of this</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|--|
| | | | <p>calculation will be written back into the 17th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> |
|--|--|--|--|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 626: TxDS3 F-Bit Mask # 3 Register (Address Location= 0xN338)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------------|--------------------------------------|--------------------------------------|-----------------|--------------------------------------|--------------------------------------|-------------------------------------|----------------|
| F_Bit Mask [15]/ FEBE Bit 3 (C43) | F_Bit Mask [14]/ FEBE Bit 2 (C42) | F_Bit Mask [13]/ FEBE Bit 1 (C41) | F_Bit Mask [12] | F_Bit Mask [11]/ CP Bit # 3 (C33) | F_Bit Mask [10]/ CP Bit # 2 (C32) | F_Bit Mask [9]/ CP Bit # 1 (C31) | F_Bit Mask [8] |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 | F Bit Mask[15]/ FEBE Bit # 3 (C43) | R/W | <p>Transmit F-Bit Error – Bit 16/FEBE Bit # 3 (C43):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 16:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 16th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 16th F-bit. The results of this calculation will be written back into the 16th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for FEBE Bit # 3 or C43 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “FEBE Bit # 3 (or C43)” bit-fields, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| 6 | F Bit Mask [14]/ FEBE Bit # 2 (C42) | R/W | <p>Transmit F-Bit Error – Bit 15/FEBE Bit # 2 (C42):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 15:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 15th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 15th F-bit. The results of this calculation will be written back into the 15th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for FEBE Bit # 2 or C42 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “FEBE Bit # 2 (or C42)” bit-fields, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data</p> |

| | | | |
|---|---|-----|--|
| | | | into this overhead bit-field. |
| 5 | F Bit Mask [13]/ FEBE Bit 1 (C41) | R/W | <p>Transmit F-Bit Error – Bit 14/FEBE Bit # 1 C41):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 14:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 14th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 14th F-bit. The results of this calculation will be written back into the 14th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for FEBE Bit # 1 or C41 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “FEBE Bit # 1 (or C41)” bit-fields, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| 4 | F Bit Mask [12] | R/W | <p>Transmit F-Bit Error – Bit 13:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 13th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 13th F-bit. The results of this calculation will be written back into the 13th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> |
| 3 | F Bit Mask [11]/ CP Bit # 3 (C33) | R/W | <p>Transmit F-Bit Error – Bit 12/CP Bit # 3 (C33):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 12:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 12th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 12th F-bit. The results of this calculation will be written back into the 12th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for CP Bit # 3 or C33 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “CP Bit # 3 (or C33)” bit-fields, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |

| | | | |
|----------|--|------------|--|
| <p>2</p> | <p>F Bit Mask [10]/ CP Bit # 2 (C32)</p> | <p>R/W</p> | <p>Transmit F-Bit Error – Bit 11/CP Bit # 2 (C32):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 11:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 11th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 11th F-bit. The results of this calculation will be written back into the 11th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for CP Bit # 2 or C32 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “CP Bit # 2 (or C32)” bit-fields, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| <p>1</p> | <p>F Bit Mask [9]/ CP Bit # 1 (C31)</p> | <p>R/W</p> | <p>Transmit F-Bit Error – Bit 10/CP Bit # 1 (C31):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 10:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 10th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 10th F-bit. The results of this calculation will be written back into the 10th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for CP Bit # 1 or C31 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “CP Bit # 1 (or C31)” bit-fields, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| <p>0</p> | <p>F Bit Mask [8]</p> | <p>R/W</p> | <p>Transmit F-Bit Error – Bit 9:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 9th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 9th F-bit. The results of this calculation will be written back into the 9th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 62: TxDS3 F-Bit Mask # 4 Register (Address Location= 0xN339)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------------|--------------------------------------|--------------------------------------|------------------------------|-----------------------------------|---------------------------------|----------------------------------|------------------------------|
| F_Bit Mask [7]/ UDL Bit # 3 (C23) | F_Bit Mask [6]/ UDL Bit # 2 (C22) | F_Bit Mask [5]/ UDL Bit # 1 (C21) | F_Bit Mask [4]/ X Bit # 2 | F_Bit Mask [3]/ FEAC Bit (C13) | F_Bit Mask [2]/ NA Bit (C12) | F_Bit Mask [1]/ AIC Bit (C11) | F_Bit Mask [0]/ X Bit # 1 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------------|------|--|
| 7 | F Bit Mask[7]/ UDL Bit # 3 (C23) | R/W | <p>Transmit F-Bit Error – Bit 8/UDL Bit # 3 (C23):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 8:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 8th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 8th F-bit. The results of this calculation will be written back into the 8th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for UDL Bit # 3 or C23 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “UDL Bit # 3 (or C23)” bit-fields, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| 6 | F Bit Mask [6]/ UDL Bit # 2 (C22) | R/W | <p>Transmit F-Bit Error – Bit 7/UDL Bit # 2 (C22):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 7:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 7th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 7th F-bit. The results of this calculation will be written back into the 7th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for UDL Bit # 2 or C22 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “UDL Bit # 2 (or C22)” bit-fields, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data</p> |

| | | | |
|---|---|-----|---|
| | | | into this overhead bit-field. |
| 5 | F Bit Mask [5]/ UDL Bit # 1 (C21) | R/W | <p>Transmit F-Bit Error – Bit 6/UDL Bit # 1 (C21):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 6:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 6th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 6th F-bit. The results of this calculation will be written back into the 6th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for UDL Bit # 1 or C21 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “UDL Bit # 1 (or C21)” bit-field, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| 4 | F Bit Mask [4]/ X Bit # 2 | R/W | <p>Transmit F-Bit Error – Bit 5/X Bit # 2:</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 5:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 5th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 5th F-bit. The results of this calculation will be written back into the 5th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for X Bit # 2:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “X-Bit # 2” bit-field, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| 3 | F Bit Mask [3]/ FEAC Bit (C13) | R/W | <p>Transmit F-Bit Error – Bit 4/FEAC Bit (C13):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 4:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 4th F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 4th F-bit. The results of this calculation will be</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|----------------------------------|-----|--|
| | | | <p>written back into the 4th F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for FEAC or C13 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “FEAC (or C13)” bit-field, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| 2 | F Bit Mask [2]/ NA Bit (C12) | R/W | <p>Transmit F-Bit Error – Bit 3/NA Bit (C12):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 3:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 3rd F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 3rd F-bit. The results of this calculation will be written back into the 3rd F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for NA or C12 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “NA (or C12)” bit-field, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
| 1 | F Bit Mask [1]/ AIC Bit (C11) | R/W | <p>Transmit F-Bit Error – Bit 2/AIC Bit (C11):</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 2:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 2nd F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 2nd F-bit. The results of this calculation will be written back into the 2nd F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for AIC or C11 bit:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “AIC (or C11)” bit-field, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |

| | | | |
|---|-----------------------------|-----|--|
| 0 | F Bit Mask [0] X Bit # 1 | R/W | <p>Transmit F-Bit Error – Bit 1/X Bit # 1:</p> <p>The exact function of this register bit depends upon whether Bit 7 (TxOHSrc), within the “Test Register” (Address Location= 0xN30C) is set to “1” or “0”.</p> <p>If “TxOHSrc” = 0 – Transmit F-Bit Error – Bit 1:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to transmit DS3 frames with an erred F bit.</p> <p>This F-bit corresponds with the 1st F-bit, within a given outbound DS3 frame. The Frame Generator block will perform an XOR operation with the contents of this bit-field and value of the 1st F-bit. The results of this calculation will be written back into the 1st F-bit position, within each outbound DS3 frame.</p> <p>The user should set this bit-field to “0” for normal (e.g., un-erred) operation.</p> <p>If “TxOHSrc” = 1 - Insert Enable for X Bit # 1:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to externally accept an overhead bit and insert it into the “X-Bit # 1” bit-field, within the outbound DS3 data-stream.</p> <p>0 - Configures the Frame Generator to externally accept and insert data into this overhead bit-field.</p> <p>1- Configures the Frame Generator to NOT externally accept and insert data into this overhead bit-field.</p> |
|---|-----------------------------|-----|--|

Table 628: Transmit DS3 Pattern Register (Address Location= 0xN34C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------|--------|-------|---------------|----------------------------|-------|-------|-------|
| TxAIS - Unframed All Ones | Unused | | TxLOS Pattern | Transmit_Idle_Pattern[3:0] | | | |
| R/W | R/O | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|--|
| 7 | TxAIS - Unframed All Ones | R/W | <p>Transmit AIS – Unframed All Ones:</p> <p>This READ/WRITE bit-field permits the user to configure the “Frame Generator” block to transmit either of the following pattern, anytime it is configured to transmit an AIS signal.</p> <ul style="list-style-type: none"> • A “Framed, repeating 1, 0, 1, 0... pattern (per Bellcore GR-499-CORE) or • An “Unframed All Ones” pattern. <p>0 – Configures the Frame Generator to transmit the “Framed, Repeating 1, 0, 1, 0, ... pattern; whenever it is configured to transmit an AIS pattern.</p> <p>1- Configures the Frame Generator to transmit an “Unframed, All-Ones” pattern, whenever it is configured to transmit an AIS signal.</p> |
| 6 - 5 | Unused | R/W | |
| 4 | TxLOS Pattern | R/W | <p>Transmit LOS Pattern:</p> <p>This READ/WRITE bit-field permits the user to configure the “Frame Generator” block to transmit either an “All Zeros” or an “All Ones” pattern, anytime it is configured to transmit an “LOS Pattern”.</p> <p>0 – Configures the Frame Generator to transmit an “All Zeros” pattern, whenever it is configured to transmit an LOS pattern.</p> <p>1 – Configures the Frame Generator to transmit an “All Ones” pattern, whenever it is configured to transmit an LOS pattern.</p> |
| 3 - 0 | Tx_Idle Pattern[3:0] | R/W | <p>Transmit Idle Pattern:</p> <p>These READ/WRITE bit-fields permit the user to specify the type of pattern the Frame Generator should send, whenever it is transmitting the “DS3 Idle” pattern.</p> <p>Note: Setting these bit-fields to “[1, 1, 0, 0] configure the Frame Generator block to transmit a “Framed, repeating “1, 1, 0, 0, ...” pattern (per Bellcore GR-499-CORE) requirements.</p> |

1.12.7 TRANSMIT E3, ITU-T G.751 RELATED REGISTERS

Table 629: TxE3 Configuration Register – G.751 (Address Location= 0xN330)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------|----------------|-------|----------------|-------|--------------|--------------|------------------|
| TxBIP-4 Enable | TxASrcSel[1:0] | | TxNSrcSel[1:0] | | TxAIS Enable | TxLOS Enable | TxFAS Source Sel |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | | | | | | | | | | | | |
|----------------|----------------|---|---|----------------|--|---------------------------|---|---|---|---|---|-------------------------|---|---|---|---|---|---|
| 7 | TxBIP-4 Enable | R/W | <p>Transmit BIP-4 Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to do the following:</p> <ul style="list-style-type: none"> • Compute the BIP-4 value over a given E3 frame. • Insert this BIP-4 value into the last nibble-field within the very next E3 frame. <p>0 – Does not configure this option. In this case, the last nibble (of each “outbound” E3 frame) will contain payload data.</p> <p>1 – Configures the Frame Generator block to compute and insert the BIP-4 value.</p> | | | | | | | | | | | | | | | |
| 6 - 5 | TxASrcSel[1:0] | R/W | <p>Transmit A Bit Source Select[1:0]:</p> <p>These two READ/WRITE bit-fields permit the user to specify the source or type of data that is being carried via the “A” bits, within each “outbound” E3 data stream, as indicated below.</p> <table border="1" data-bbox="630 1209 1286 1843"> <thead> <tr> <th colspan="2">TxASrcSel[1:0]</th> <th>Resulting Source of A Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>The “TxA” bit-field, within the “TxE3 Service Bit” register (Address Location= 0xN335).</td> </tr> <tr> <td>0</td> <td>1</td> <td>Not Valid - Do not use.</td> </tr> <tr> <td>1</td> <td>0</td> <td>The “A” bit is sourced via the “Payload Data Input Interface” block. This is discussed in greater detail in Section _.</td> </tr> <tr> <td>1</td> <td>1</td> <td>The Companion Frame Synchronizer block. In this case, the A bit will transmit the FEBE indicator to the remote terminal equipment. The A bit will be set to “1” when the companion Frame Synchronizer detects a BIP-4 error, and will be set to “0” when the Frame Synchronizer detects un-erred E3 frames.</td> </tr> </tbody> </table> | TxASrcSel[1:0] | | Resulting Source of A Bit | 0 | 0 | The “TxA” bit-field, within the “TxE3 Service Bit” register (Address Location= 0xN335). | 0 | 1 | Not Valid - Do not use. | 1 | 0 | The “A” bit is sourced via the “Payload Data Input Interface” block. This is discussed in greater detail in Section _. | 1 | 1 | The Companion Frame Synchronizer block. In this case, the A bit will transmit the FEBE indicator to the remote terminal equipment. The A bit will be set to “1” when the companion Frame Synchronizer detects a BIP-4 error, and will be set to “0” when the Frame Synchronizer detects un-erred E3 frames. |
| TxASrcSel[1:0] | | Resulting Source of A Bit | | | | | | | | | | | | | | | | |
| 0 | 0 | The “TxA” bit-field, within the “TxE3 Service Bit” register (Address Location= 0xN335). | | | | | | | | | | | | | | | | |
| 0 | 1 | Not Valid - Do not use. | | | | | | | | | | | | | | | | |
| 1 | 0 | The “A” bit is sourced via the “Payload Data Input Interface” block. This is discussed in greater detail in Section _. | | | | | | | | | | | | | | | | |
| 1 | 1 | The Companion Frame Synchronizer block. In this case, the A bit will transmit the FEBE indicator to the remote terminal equipment. The A bit will be set to “1” when the companion Frame Synchronizer detects a BIP-4 error, and will be set to “0” when the Frame Synchronizer detects un-erred E3 frames. | | | | | | | | | | | | | | | | |
| 4 – 3 | TxNSrcSel[1:0] | R/W | <p>Transmit N Bit Source Select[1:0]:</p> <p>These two READ/WRITE bit-fields permit the user to specify the source or</p> | | | | | | | | | | | | | | | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | <p>type of data that is being carried via the “N” bits, within each “outbound” E3 data stream, as indicated below.</p> <table border="1"> <thead> <tr> <th colspan="2">TxNSrcSel[1:0]</th> <th>Resulting Source of N Bit</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>The “TxN” bit-field, within the “TxE3 Service Bit” register (Address Location= 0xN335).</td> </tr> <tr> <td>0</td> <td>1</td> <td>Not Valid – Do not use.</td> </tr> <tr> <td>1</td> <td>0</td> <td>The LAPD Transmitter In this case, the N bit will function as the LAPD/PMDL channel.</td> </tr> <tr> <td>1</td> <td>1</td> <td>The “N” bit is sourced via the “Payload Data Input Interface” block. This is discussed in greater detail in Section _.</td> </tr> </tbody> </table> | TxNSrcSel[1:0] | | Resulting Source of N Bit | 0 | 0 | The “TxN” bit-field, within the “TxE3 Service Bit” register (Address Location= 0xN335). | 0 | 1 | Not Valid – Do not use. | 1 | 0 | The LAPD Transmitter In this case, the N bit will function as the LAPD/PMDL channel. | 1 | 1 | The “N” bit is sourced via the “Payload Data Input Interface” block. This is discussed in greater detail in Section _. |
|----------------|------------------|---|--|----------------|--|---------------------------|---|---|---|---|---|-------------------------|---|---|---|---|---|---|
| TxNSrcSel[1:0] | | Resulting Source of N Bit | | | | | | | | | | | | | | | | |
| 0 | 0 | The “TxN” bit-field, within the “TxE3 Service Bit” register (Address Location= 0xN335). | | | | | | | | | | | | | | | | |
| 0 | 1 | Not Valid – Do not use. | | | | | | | | | | | | | | | | |
| 1 | 0 | The LAPD Transmitter In this case, the N bit will function as the LAPD/PMDL channel. | | | | | | | | | | | | | | | | |
| 1 | 1 | The “N” bit is sourced via the “Payload Data Input Interface” block. This is discussed in greater detail in Section _. | | | | | | | | | | | | | | | | |
| 2 | TxAIS Enable | R/W | <p>Transmit AIS Indicator:</p> <p>This READ/WRITE bit-field permits the user to (by software control) force the Frame Generator to generate and transmit the AIS indicator to the remote terminal equipment.</p> <p>0 – Does not configure the Frame Generator to generate and transmit the AIS indicator.</p> <p>1 – Configures the Frame Generator to generate and transmit the AIS indicator. In this case, the Frame Generator will force all bits (within the “outbound” E3 data stream) to an “All Ones” pattern.</p> <p>Note: This bit-field is ignored if the Frame Generator has been configured to transmit the LOS pattern.</p> | | | | | | | | | | | | | | | |
| 1 | TxLOS Enable | R/W | <p>Transmit LOS (Pattern) Enable:</p> <p>This READ/WRITE bit-field permits the user to (by software control) force the Frame Generator block to transmit the LOS (Loss of Signal) pattern to the remote terminal equipment.</p> <p>0 – Does not configure the Frame Generator block to generate and transmit the LOS pattern.</p> <p>1 – Configures the Frame Generator block to generate and transmit the LOS pattern. In this case, the Frame Generator block will force all bits (within the “outbound” E3 data stream) to an “All Zeros” pattern.</p> | | | | | | | | | | | | | | | |
| 0 | TxFAS Source Sel | R/W | <p>Transmit FAS Source Select:</p> <p>This READ/WRITE bit-field permits the user to specify the source of the FAS (Framing Alignment Signal), to be used in the “outbound” E3 data-stream, as indicated below.</p> <p>0 – FAS bits are inserted internally by the Frame Generator block.</p> <p>1 – FAS bits are sourced by the “Payload Data Input Interface” block. This is discussed in greater detail in Section _.</p> | | | | | | | | | | | | | | | |

Table 630: TxE3 LAPD Configuration Register – G.751 (Address Location= 0xN333)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-----------------|----------|-----------------------|---------------|
| Unused | | | | Auto Retransmit | Reserved | TxLAPD Message Length | TxLAPD Enable |
| R/O | R/O | R/O | R/O | R/W | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7 - 4 | Unused | R/O | |
| 3 | Auto Retransmit | R/W | <p>Auto-Retransmit of LAPD Message:</p> <p>This READ/WRITE bit-field permits the user to configure the LAPD Transmitter to transmit PMDL messages, repeatedly at one-second intervals. Once the user enables this feature, and then commands the LAPD Transmitter to transmit a given PMDL Message; the LAPD Transmitter will then proceed to transmit this PMDL Message (based upon the contents within the Transmit LAPD Message Buffer) repeatedly at one second intervals.</p> <p>0 – Disables the Auto-Retransmit Feature.</p> <p>In this case, the PMDL Message will only be transmitted once, afterwards the LAPD Transmitter will proceed to transmit a continuous stream of Flag Sequence octets (0x7E) via the DL bits, within each output DS3 frame. No more PMDL Messages will be transmitted until the user commands another transmission.</p> <p>1 – Enables the Auto-Retransmit Feature.</p> <p>In this case, the LAPD Transmitter will transmit PMDL messages (based upon the contents within the Transmit LAPD Buffer) repeatedly at one-second intervals.</p> <p>Note: This bit-field is ignored if the LAPD Transmitter is disabled.</p> |
| 2 | Reserved | R/O | |
| 1 | TxLAPD Message Length | R/W | <p>Transmit LAPD Message Length Select:</p> <p>This READ/WRITE bit-field permits the user to specify the length of the payload data within the outbound LAPD/PMDL Message, as indicated below.</p> <p>0 – Configures the LAPD Transmitter to transmit a LAPD/PMDL message that has a payload data size of 76 bytes.</p> <p>1 – Configures the LAPD Transmitter to transmit a LAPD/PMDL message that has a payload data size of 82 bytes.</p> |
| 0 | TxLAPD Enable | R/W | <p>LAPD Transmitter Enable:</p> <p>This READ/WRITE bit-field permits the user to enable the LAPD Transmitter, within the channel. Once the user enables the LAPD Transmitter, it will immediately begin transmitting the Flag Sequence octet (0x7E) to the remote terminal via the outbound “DL” bits, within each DS3 data stream. The LAPD Transmitter will continue to do this until the user commands the LAPD Transmitter to transmit a PMDL Message.</p> <p>0 – Disables the LAPD Transmitter.</p> <p>1 – Enables the LAPD Transmitter.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 631: TxE3 LAPD Status/Interrupt Register – G.751 (Address Location= 0xN334)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|------------|-----------|-------------------------|-------------------------|
| Unused | | | | TxDL Start | TxDL Busy | TxLAPD Interrupt Enable | TxLAPD Interrupt Status |
| R/O | R/O | R/O | R/O | R/W | R/O | R/W | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 - 4 | Unused | R/O | |
| 3 | TxDL Start | R/W | <p>Transmit LAPD Message Command:</p> <p>A “0” to “1” transition, within this bit-field commands the LAPD Transmitter to begin the following activities:</p> <ul style="list-style-type: none"> • Reading out the contents of the Transmit LAPD Message Buffer. • Zero-Stuffing of this data • FCS Calculation and Insertion • Fragmentation of this composite PMDL Message, and insertion into the “DL” bit-fields, within each outbound DS3 frame. |
| 2 | TxDL Busy | R/O | <p>Transmit LAPD Controller Busy Indicator:</p> <p>This “READ-ONLY” bit-field indicates whether or not the Transmit LAPD Controller is currently busy transmitting a PMDL Message to the remote terminal equipment. The user can continuously poll this bit-field in order to check for completion of transmission of the LAPD/PMDL Message.</p> <p>0 – LAPD Transmitter is NOT busy transmitting a PMDL Message. 1 – LAPD Transmitter is currently busy transmitting a PMDL Message.</p> |
| 1 | TxLAPD Interrupt Enable | R/W | <p>Transmit LAPD Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Transmit LAPD Interrupt”. If the user enables this interrupt, then the channel will generate an interrupt anytime the LAPD Transmitter has completed its transmission of a given LAPD/PMDL Message to the remote terminal.</p> <p>0 – Disables Transmit LAPD Interrupt. 1 – Enables Transmit LAPD Interrupt.</p> |
| 0 | TxLAPD Interrupt Status | RUR | <p>Transmit LAPD Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Transmit LAPD Interrupt” has occurred since the last read of this register.</p> <p>0 – Transmit LAPD Interrupt has NOT occurred since the last read of this register. 1 – Transmit LAPD Interrupt has occurred since the last read of this register.</p> |

Table 632: TxE3 Service Bits Register – G.751 (Address Location= 0xN335)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|-------|
| Unused | | | | | | TxA | TxN |
| R/O | R/O | R/O | R/O | R/O | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------|------|---|
| 7 – 2 | Unused | R/O | |
| 1 | TxA | R/W | <p>Transmit A Bit:</p> <p>This READ/WRITE bit-field permits the user to control the state of the “A” bit, within each “outbound” E3 frame, as indicated below.</p> <p>0 – Forces each A bit (within the “outbound” E3 frame) to “0”.</p> <p>1 – Forces each A bit (within the “outbound” E3 frame) to “1”.</p> <p>Note: This bit-field is only valid if the Frame Generator block has been configured to use this bit-field as the source of the “A” bit (e.g., if “TxASrcSel[1:0] = “0, 0”).</p> |
| 0 | TxN | R/W | <p>Transmit N Bit:</p> <p>This READ/WRITE bit-field permits the user to control the state of the “N” bit, within each “outbound” E3 frame, as indicated below.</p> <p>0 – Forces each N bit (within the “outbound” E3 frame) to “0”.</p> <p>1 – Forces each N bit (within the “outbound” E3 frame) to “1”.</p> <p>Note: This bit-field is only valid if the Frame Generator block has been configured to use this bit-field as the source of the “N” bit (e.g., if “TxNSrcSel[1:0] = “0, 0”).</p> |

Table 633: TxE3 FAS Error Mask Upper Register – G.751 (Address Location= 0xN348)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-----------------------------|-------|-------|-------|-------|
| Unused | | | TxFAS_Error_Mask_Upper[4:0] | | | | |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 5 | Unused | R/O | |
| 4 – 0 | TxFAS_Error_Mask_Upper[4:0] | R/W | <p>TxE3 FAS Error Mask Upper[4:0]:</p> <p>These READ/WRITE bit-fields permit the user to insert bit errors into the upper five bits, within the FAS (Framing Alignment Signal), within the outbound E3 data stream.</p> <p>The Frame Generator will perform an XOR operation with the contents of these FAS bits, and this register. The results of this calculation will be inserted into the upper 5 FAS bit positions within the “outbound” E3 data stream. For each bit-field (within this register) that is set to “1”, the corresponding bit, within the FAS will be in error.</p> <p>Note: For normal operation, the user should set this register to 0x00.</p> |

Table 634: TxE3 FAS Error Mask Lower Register – G.751 (Address Location= 0xN349)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-----------------------------|-------|-------|-------|-------|
| Unused | | | TxFAS_Error_Mask_Lower[4:0] | | | | |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 5 | Unused | R/O | |
| 4 – 0 | TxFAS_Error_Mask_Lower[4:0] | R/W | <p>TxE3 FAS Error Mask Lower[4:0]:</p> <p>These READ/WRITE bit-fields permit the user to insert bit errors into the lower five bits, within the FAS (Framing Alignment Signal), within the outbound E3 data stream.</p> <p>The Frame Generator will perform an XOR operation with the contents of these FAS bits, and this register. The results of this calculation will be inserted into the lower 5 FAS bit positions within the “outbound” E3 data stream. For each bit-field (within this register) that is set to “1”, the corresponding bit, within the FAS will be in error.</p> <p>Note: For normal operation, the user should set this register to 0x00.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 635: TxE3 BIP-4 Mask Register – G.751 (Address Location= 0xN34A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------------------|-------|-------|-------|
| Unused | | | | TxBIP-4_Mask[3:0] | | | |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|---|
| 7 – 4 | Unused | R/O | |
| 3 - 0 | TxBIP-4_Mask_[3:0] | R/W | <p>TxBIP-4 Error Mask[3:0]:</p> <p>These READ/WRITE bit-fields permit the user to insert bit errors into the BIP-4 bits, within the outbound E3 data stream.</p> <p>The Frame Generator will perform an XOR operation with the contents of the BIP-4 bits, and this register. The results of this calculation will be inserted into the BIP-4 bit positions within the “outbound” E3 data stream. For each bit-field (within this register) that is set to “1”, the corresponding bit, within the BIP-4 will be in error.</p> <p>Note: For normal operation, the user should set this register to 0x00.</p> |

1.12.8 TRANSMIT E3, ITU-T G.832 RELATED REGISTERS

Table 636: TxE3 Configuration Register – G.832 (Address Location= 0xN330)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|------------|----------|--------------|--------------|---------|
| Unused | | | TxDL in NR | Reserved | TxAIS Enable | TxLOS Enable | TxMA Rx |
| R/O | R/O | R/O | R/W | R/O | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------|------|--|
| 7 - 5 | Unused | R/O | |
| 4 | TxDL in NR | R/W | <p>Transmit DL (Data Link Channel) in NR Byte:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator to use either the NR or the GC byte as the LAPD/PMDL channel.</p> <p>0 – Configures the Frame Generator to transmit all “outbound” LAPD/PMDL Messages via the GC byte.</p> <p>1 – Configures the Frame Generator to transmit all “outbound” LAPD/PMDL Messages via the NR byte.</p> |
| 3 | Unused | R/O | |
| 2 | TxAIS Enable | R/W | <p>Transmit AIS Indicator:</p> <p>This READ/WRITE bit-field permits the user to (by software control) force the Frame Generator to generate and transmit the AIS indicator to the remote terminal equipment.</p> <p>0 – Does not configure the Frame Generator to generate and transmit the AIS indicator.</p> <p>1 – Configures the Frame Generator to generate and transmit the AIS indicator. In this case, the Frame Generator will force all bits (within the “outbound” E3 data stream) to an “All Ones” pattern.</p> <p>Note: This bit-field is ignored if the Frame Generator has been configured to transmit the LOS pattern.</p> |
| 1 | TxLOS Enable | R/W | <p>Transmit LOS (Pattern) Enable:</p> <p>This READ/WRITE bit-field permits the user to (by software control) force the Frame Generator block to transmit the LOS (Loss of Signal) pattern to the remote terminal equipment.</p> <p>0 – Does not configure the Frame Generator block to generate and transmit the LOS pattern.</p> <p>1 – Configures the Frame Generator block to generate and transmit the LOS pattern. In this case, the Frame Generator block will force all bits (within the “outbound” E3 data stream) to an “All Zeros” pattern.</p> |
| 0 | TxMA Rx | R/W | <p>Transmit MA Byte from Receiver (Frame Synchronizer) Select:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to use either the Frame Synchronizer block or the “Tx MA Byte” Register as the source of the FERF and FEBE bit-fields (within the MA byte-field of the “outbound” E3 data stream); as indicated below.</p> <p>0 – Configures the Frame Generator to read in the contents of the “Tx MA Byte” register (Address Location= 0xN336), and write it into the “MA” byte-field</p> |

| | | | |
|--|--|--|--|
| | | | <p>within each “outbound” E3 frame.</p> <p>Note: <i>This option permits the user to send FERF and FEBE indicators, under software control.</i></p> <p>1 – Configures the Frame Generator to set the FERF and FEBE bit-fields to values, based upon conditions detected by the companion Frame Synchronizer block.</p> |
|--|--|--|--|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 637: TxE3 LAPD Configuration Register – G.832 (Address Location= 0xN333)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-----------------|----------|-----------------------|---------------|
| Unused | | | | Auto Retransmit | Reserved | TxLAPD Message Length | TxLAPD Enable |
| R/O | R/O | R/O | R/O | R/W | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7 - 4 | Unused | R/O | |
| 3 | Auto Retransmit | R/W | <p>Auto-Retransmit of LAPD Message:</p> <p>This READ/WRITE bit-field permits the user to configure the LAPD Transmitter to transmit PMDL messages, repeatedly at one-second intervals. Once the user enables this feature, and then commands the LAPD Transmitter to transmit a given PMDL Message; the LAPD Transmitter will then proceed to transmit this PMDL Message (based upon the contents within the Transmit LAPD Message Buffer) repeatedly at one second intervals.</p> <p>0 – Disables the Auto-Retransmit Feature.</p> <p>In this case, the PMDL Message will only be transmitted once, afterwards the LAPD Transmitter will proceed to transmit a continuous stream of Flag Sequence octets (0x7E) via the DL bits, within each output DS3 frame. No more PMDL Messages will be transmitted until the user commands another transmission.</p> <p>1 – Enables the Auto-Retransmit Feature.</p> <p>In this case, the LAPD Transmitter will transmit PMDL messages (based upon the contents within the Transmit LAPD Buffer) repeatedly at one-second intervals.</p> <p>Note: This bit-field is ignored if the LAPD Transmitter is disabled.</p> |
| 2 | Reserved | R/O | |
| 1 | TxLAPD Message Length | R/W | <p>Transmit LAPD Message Length Select:</p> <p>This READ/WRITE bit-field permits the user to specify the length of the payload data within the outbound LAPD/PMDL Message, as indicated below.</p> <p>0 – Configures the LAPD Transmitter to transmit a LAPD/PMDL message that has a payload data size of 76 bytes.</p> <p>1 – Configures the LAPD Transmitter to transmit a LAPD/PMDL message that has a payload data size of 82 bytes.</p> |
| 0 | TxLAPD Enable | R/W | <p>LAPD Transmitter Enable:</p> <p>This READ/WRITE bit-field permits the user to enable the LAPD Transmitter, within the channel. Once the user enables the LAPD Transmitter, it will immediately begin transmitting the Flag Sequence octet (0x7E) to the remote terminal via the outbound “DL” bits, within each DS3 data stream. The LAPD Transmitter will continue to do this until the user commands the LAPD Transmitter to transmit a PMDL Message.</p> <p>0 – Disables the LAPD Transmitter.</p> <p>1 – Enables the LAPD Transmitter.</p> |

Table 638: TxE3 LAPD Status/Interrupt Register – G.832 (Address Location= 0xN334)

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|------------|-----------|-------------------------|-------------------------|
| Unused | | | | TxDL Start | TxDL Busy | TxLAPD Interrupt Enable | TxLAPD Interrupt Status |
| R/O | R/O | R/O | R/O | R/W | R/O | R/W | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 - 4 | Unused | R/O | |
| 3 | TxDL Start | R/W | <p>Transmit LAPD Message Command:</p> <p>A “0” to “1” transition, within this bit-field commands the LAPD Transmitter to begin the following activities:</p> <ul style="list-style-type: none"> • Reading out the contents of the Transmit LAPD Message Buffer. • Zero-Stuffing of this data • FCS Calculation and Insertion • Fragmentation of this composite PMDL Message, and insertion into the “DL” bit-fields, within each outbound DS3 frame. |
| 2 | TxDL Busy | R/O | <p>Transmit LAPD Controller Busy Indicator:</p> <p>This “READ-ONLY” bit-field indicates whether or not the Transmit LAPD Controller is currently busy transmitting a PMDL Message to the remote terminal equipment. The user can continuously poll this bit-field in order to check for completion of transmission of the LAPD/PMDL Message.</p> <p>0 – LAPD Transmitter is NOT busy transmitting a PMDL Message. 1 – LAPD Transmitter is currently busy transmitting a PMDL Message.</p> |
| 1 | TxLAPD Interrupt Enable | R/W | <p>Transmit LAPD Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Transmit LAPD Interrupt”. If the user enables this interrupt, then the channel will generate an interrupt anytime the LAPD Transmitter has completed its transmission of a given LAPD/PMDL Message to the remote terminal.</p> <p>0 – Disables Transmit LAPD Interrupt. 1 – Enables Transmit LAPD Interrupt.</p> |
| 0 | TxLAPD Interrupt Status | RUR | <p>Transmit LAPD Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Transmit LAPD Interrupt” has occurred since the last read of this register.</p> <p>0 – Transmit LAPD Interrupt has NOT occurred since the last read of this register. 1 – Transmit LAPD Interrupt has occurred since the last read of this register.</p> |

Table 639: TxE3 GC Byte Register – G.832 (Address Location= 0xN335)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------|-------|-------|-------|-------|-------|-------|-------|
| TxGC_Byte[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------|------|--|
| 7 – 0 | TxGC_Byte[7:0] | R/W | <p>Transmit GC Byte:</p> <p>This READ/WRITE bit-field permits the user to specify the contents of the GC byte, within the “outbound” E3 data stream. The Frame Generator block will load the contents of this register in the GC byte-field, within each outbound E3 frame.</p> <p>Note: <i>This register is ignored if the GC byte is configured to be the “LAPD/PMDL” channel.</i></p> |

Table 640: TxE3 MA Byte Register – G.832 (Address Location= 0xN336)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------|-------|-------|-------|-------|-------|-------|-------|
| TxMA_Byte[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------|------|--|
| 7 – 0 | TxMA_Byte[7:0] | R/W | <p>Transmit MA Byte:</p> <p>This READ/WRITE bit-field permits the user to specify the contents of the MA byte, within the “outbound” E3 data stream. The Frame Generator block will load the contents of this register in the MA byte-field, within each outbound E3 frame.</p> <p>Note:</p> <p><i>This register is ignored if the “Transmit MA Byte – from Receiver” option is selected (e.g., by setting “TxMA Rx = 1”).</i></p> <p><i>This feature permits the user to transmit FERF and FEBE indicators upon software command.</i></p> |

Table 641: TxE3 NR Byte Register – G.832 (Address Location= 0xN337)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------|-------|-------|-------|-------|-------|-------|-------|
| TxNR_Byte[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------|------|---|
| 7 – 0 | TxNR_Byte[7:0] | R/W | <p>Transmit NR Byte:</p> <p>This READ/WRITE bit-field permits the user to specify the contents of the NR byte, within the “outbound” E3 data stream. The Frame Generator block will load the contents of this register in the NR byte-field, within each outbound E3 frame.</p> <p>Note: This register is ignored if the NR byte is configured to be the “LAPD/PMDL” channel.</p> |

Table 642: TxE3 TTB-0 Register – G.832 (Address Location= 0xN338)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| TxTTB_Byte_0 | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------|------|--|
| 7 – 0 | TxTTB_Byte_0[7:0] | R/W | <p>Transmit TTB (Trail-Trace Buffer) Byte 0:</p> <p>These READ/WRITE bits permit the user to specify the contents of “Trail-Trace Buffer Byte 0” within the outbound E3 data stream.</p> <p>By default, the MSB (Most Significant Bit) of this register bit will be set to “1” in order to permit the remote terminal to be able to identify this particular byte, as being the first byte of the “Trail-Trace Buffer” Message.</p> |

Table 643: TxE3 TTB-1 Register – G.832 (Address Location = 0xN339)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| TxTTB_Byte_1 | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------|------|---|
| 7 – 0 | TxTTB_Byte_1[7:0] | R/W | <p>Transmit TTB (Trail-Trace Buffer) Byte 1:</p> <p>These READ/WRITE bits permit the user to specify the contents of “Trail-Trace Buffer Byte 1” within the outbound E3 data stream.</p> |

Table 644: TxE3 TTB-2 Register – G.832 (Address Location= 0xN33A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| TxTTB_Byte_2 | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------|------|---|
| 7 – 0 | TxTTB_Byte_2[7:0] | R/W | <p>Transmit TTB (Trail-Trace Buffer) Byte 2:</p> <p>These READ/WRITE bits permit the user to specify the contents of “Trail-Trace Buffer Byte 2” within the outbound E3 data stream.</p> |

Table 645: TxE3 TTB-3 Register – G.832 (Address Location= 0xN33B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| TxTTB_Byte_3 | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------|------|---|
| 7 – 0 | TxTTB_Byte_3[7:0] | R/W | <p>Transmit TTB (Trail-Trace Buffer) Byte 3:</p> <p>These READ/WRITE bits permit the user to specify the contents of “Trail-Trace Buffer Byte 3” within the outbound E3 data stream.</p> |

Table 646: TxE3 TTB-4 Register – G.832 (Address Location= 0xN33C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| TxTTB_Byte_4 | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------|------|---|
| 7 – 0 | TxTTB_Byte_4[7:0] | R/W | <p>Transmit TTB (Trail-Trace Buffer) Byte 4:</p> <p>These READ/WRITE bits permit the user to specify the contents of “Trail-Trace Buffer Byte 4” within the outbound E3 data stream.</p> |

Table 647: TxE3 TTB-5 Register – G.832 (Address Location= 0xN33D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| TxTTB_Byte_5 | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------|------|--|
| 7 – 0 | TxTTB_Byte_5[7:0] | R/W | Transmit TTB (Trail-Trace Buffer) Byte 5: These READ/WRITE bits permit the user to specify the contents of “Trail-Trace Buffer Byte 5” within the outbound E3 data stream. |

Table 648: TxE3 TTB-6 Register – G.832 (Address Location= 0xN33E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| TxTTB_Byte_6 | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------|------|--|
| 7 – 0 | TxTTB_Byte_6[7:0] | R/W | Transmit TTB (Trail-Trace Buffer) Byte 6: These READ/WRITE bits permit the user to specify the contents of “Trail-Trace Buffer Byte 6” within the outbound E3 data stream. |

Table 649: TxE3 TTB-7 Register – G.832 (Address Location= 0xN33F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| TxTTB_Byte_7 | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------|------|--|
| 7 – 0 | TxTTB_Byte_7[7:0] | R/W | Transmit TTB (Trail-Trace Buffer) Byte 7: These READ/WRITE bits permit the user to specify the contents of “Trail-Trace Buffer Byte 7” within the outbound E3 data stream. |

Table 650: TxE3 TTB-8 Register – G.832 (Address Location = 0xN340)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| TxTTB_Byte_8 | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------|------|---|
| 7 – 0 | TxTTB_Byte_8[7:0] | R/W | <p>Transmit TTB (Trail-Trace Buffer) Byte 8:</p> <p>These READ/WRITE bits permit the user to specify the contents of “Trail-Trace Buffer Byte 8” within the outbound E3 data stream.</p> |

Table 651: TxE3 TTB-9 Register – G.832 (Address Location= 0xN341)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|-------|-------|-------|-------|-------|-------|-------|
| TxTTB_Byte_9 | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------|------|---|
| 7 – 0 | TxTTB_Byte_9[7:0] | R/W | <p>Transmit TTB (Trail-Trace Buffer) Byte 9:</p> <p>These READ/WRITE bits permit the user to specify the contents of “Trail-Trace Buffer Byte 9” within the outbound E3 data stream.</p> |

Table 652: TxE3 TTB-10 Register – G.832 (Address Location= 0xN342)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| TxTTB_Byte_10 | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|---|
| 7 – 0 | TxTTB_Byte_10[7:0] | R/W | <p>Transmit TTB (Trail-Trace Buffer) Byte 10:</p> <p>These READ/WRITE bits permit the user to specify the contents of “Trail-Trace Buffer Byte 10” within the outbound E3 data stream.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 653: TxE3 TTB-11 Register – G.832 (Address Location= 0xN343)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| TxTTB_Byte_11 | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|--|
| 7 – 0 | TxTTB_Byte_11[7:0] | R/W | Transmit TTB (Trail-Trace Buffer) Byte 11: These READ/WRITE bits permit the user to specify the contents of “Trail-Trace Buffer Byte 11” within the outbound E3 data stream. |

Table 654: TxE3 TTB-12 Register – G.832 (Address Location= 0xN344)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| TxTTB_Byte_12 | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|--|
| 7 – 0 | TxTTB_Byte_12[7:0] | R/W | Transmit TTB (Trail-Trace Buffer) Byte 12: These READ/WRITE bits permit the user to specify the contents of “Trail-Trace Buffer Byte 12” within the outbound E3 data stream. |

Table 655: TxE3 TTB-13 Register – G.832 (Address Location= 0xN345)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| TxTTB_Byte_13 | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|--|
| 7 – 0 | TxTTB_Byte_13[7:0] | R/W | Transmit TTB (Trail-Trace Buffer) Byte 13: These READ/WRITE bits permit the user to specify the contents of “Trail-Trace Buffer Byte 13” within the outbound E3 data stream. |

Table 656: TxE3 TTB-14 Register – G.832 (Address Location= 0xN346)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| TxTTB_Byte_14 | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|---|
| 7 – 0 | TxTTB_Byte_14[7:0] | R/W | <p>Transmit TTB (Trail-Trace Buffer) Byte 14:</p> <p>These READ/WRITE bits permit the user to specify the contents of “Trail-Trace Buffer Byte 14” within the outbound E3 data stream.</p> |

Table 657: TxE3 TTB-15 Register – G.832 (Address Location= 0xN347)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------|-------|-------|-------|-------|-------|-------|-------|
| TxTTB_Byte_15 | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|---|
| 7 – 0 | TxTTB_Byte_15[7:0] | R/W | <p>Transmit TTB (Trail-Trace Buffer) Byte 15:</p> <p>These READ/WRITE bits permit the user to specify the contents of “Trail-Trace Buffer Byte 15” within the outbound E3 data stream.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 658: TxE3 FA1 Error Mask Register – G.832 (Address Location= 0xN348)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------|-------|-------|-------|-------|-------|-------|-------|
| TxFA1_Mask_Byte[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------|------|--|
| 7 - 0 | TxFA1_Mask_Byte[7:0] | R/W | <p>TxFA1 Error Mask Byte[7:0]:</p> <p>These READ/WRITE bit-fields permit the user to insert bit errors into the FA1 bytes, within the outbound E3 data stream.</p> <p>The Frame Generator will perform an XOR operation with the contents of the FA1 byte, and this register. The results of this calculation will be inserted into the FA1 byte position within the “outbound” E3 data stream. For each bit-field (within this register) that is set to “1”, the corresponding bit, within the FA1 byte will be in error.</p> <p>Note: For normal operation, the user should set this register to 0x00.</p> |

Table 659: TxE3 FA2 Error Mask Register – G.832 (Address Location= 0xN349)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------|-------|-------|-------|-------|-------|-------|-------|
| TxFA2_Mask_Byte[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------|------|--|
| 7 - 0 | TxFA2_Mask_Byte[7:0] | R/W | <p>TxFA2 Error Mask Byte[7:0]:</p> <p>These READ/WRITE bit-fields permit the user to insert bit errors into the FA2 bytes, within the outbound E3 data stream.</p> <p>The Frame Generator will perform an XOR operation with the contents of the FA2 byte, and this register. The results of this calculation will be inserted into the FA2 byte position within the “outbound” E3 data stream. For each bit-field (within this register) that is set to “1”, the corresponding bit, within the FA2 byte will be in error.</p> <p>Note: For normal operation, the user should set this register to 0x00.</p> |

Table 660: TxE3 BIP-8 Error Mask Register – G.832 (Address Location= 0xN34A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| TxBIP-8_Mask_Byte[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 0 | TxBIP-8_Mask_Byte[7:0] | R/W | <p>TxBIP-8 (B1) Error Mask[7:0]:</p> <p>These READ/WRITE bit-fields permit the user to insert bit errors into the B1 bytes, within the outbound E3 data stream.</p> <p>The Frame Generator will perform an XOR operation with the contents of the B1 byte, and this register. The results of this calculation will be inserted into the B1 byte position within the “outbound” E3 data stream. For each bit-field (within this register) that is set to “1”, the corresponding bit, within the B1 byte will be in error.</p> <p>Note: For normal operation, the user should set this register to 0x00.</p> |

Table 661: TxE3 SSM Register – G.832 (Address Location= 0xN34B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------|--------|-------|-------|------------|-------|-------|-------|
| TxSSM Enable | Unused | | | TxSSM[3:0] | | | |
| R/W | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------|------|---|
| 7 | TxSSM Enable | R/W | <p>Transmit SSM Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the Frame Generator block to operate in either the “Old ITU-T G.832 Framing” format or in the “New ITU-T G.832 Framing” format.</p> <p>0 – Configures the Frame Generator block to support the “Pre October 1998” version of the E3, ITU-T G.832 framing format.</p> <p>1 – Configures the Frame Generator block to support the “October 1998” version of the E3, ITU-T G.832 framing format.</p> |
| 6 - 4 | Unused | R/O | |
| 3 - 0 | TxSSM[3:0] | R/W | <p>Transmit Synchronization Status Message[3:0]:</p> <p>These READ/WRITE bit-fields permit the user to exercise software control over the contents of the “SSM” bits, within the MA byte of the “outbound” E3 data-stream.</p> <p>Note: These bit-fields are only active if the DS3/E3 Frame Generator block is active, and if Bit 7 (TxSSM Enable) of this register is set to “1”.</p> |

1.12.9 AIS/PDI-P ALARM ENABLE REGISTER

Table 662: Receive DS3/E3 AIS/PDI-P Alarm Enable Register (Address Location= 0xN34D)

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|---------------------------------------|-------------------------------------|---------------------------------------|-------------------------------------|---------------------------------------|-------------------------------------|
| Unused | | Transmit PDI-P (Down-stream) upon LOS | Transmit AIS (Down-stream) upon LOS | Transmit PDI-P (Down-stream) upon LOF | Transmit AIS (Down-stream) upon LOF | Transmit PDI-P (Down-stream) upon AIS | Transmit AIS (Down-stream) upon AIS |
| R/O | R/O | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------------|------|---|
| 7 - 6 | Unused | R/O | |
| 5 | Transmit PDI-P (Down-stream) upon LOS | R/W | <p>Transmit PDI-P (Down-stream) upon LOS:</p> <p>This READ/WRITE bit-field permits the user to configure the DS3/E3 Framer block and the Transmit SONET POH Processor block to automatically transmit the PDI-P (Path – Payload Defect Indicator) anytime the LOS defect is declared within the DS3 Ingress Path.</p> <p>More specifically, if this configuration is implemented then the following events will occur.</p> <p>If the Primary Frame Synchronizer block is operating the in “DS3/E3 Ingress” path</p> <p>If the Primary Frame Synchronizer block is operating in the “DS3/E3 Ingress” path, and if it were to declare the LOS defect (within the Ingress Path), then the Transmit SONET POH Processor block will automatically transmit the PDI-P indicator, by setting the C2 byte (within each “down-stream” STS-1 SPE) to the value “0xFC”.</p> <p>Once the Primary Frame Synchronizer block clears the LOS defect, then the Transmit SONET POH Processor block will automatically setting the C2 byte (within each “down-stream” STS-1 SPE) to the “0x04”.</p> <p>If the Secondary Frame Synchronizer block is operating in the “DS3/E3 Ingress” path</p> <p>If the Secondary Frame Synchronizer block is operating in the “DS3/E3 Ingress” path, and if it were to declare the LOS defect (within the Ingress Path), then the Transmit SONET POH Processor block will automatically transmit the PDI-P indicator by setting the C2 byte (within each “down-stream” STS-1 SPE) to the value “0xFC”.</p> <p>Once the Secondary Frame Synchronizer block clears the LOS defect, then the Transmit SONET POH Processor block will automatically terminate its transmission of the PDI-P indicator by setting the C2 byte (within each “down-stream” STS-1 SPE) to the value “0x04”.</p> <p>0 – Disables this “Transmit PDI-P (Down-stream) upon LOS feature. 1 – Enables this “Transmit PDI-P (Down-stream) upon LOS feature.</p> |
| 4 | Transmit AIS (Down-stream) upon LOS | R/W | <p>Transmit AIS (Down-stream) upon LOS:</p> <p>This READ/WRITE bit-field permits the user to configure the DS3/E3 Framer block to do all of the following, if the LOS defect is declared.</p> <p>If the Primary Frame Synchronizer block declares LOS:</p> <p>If the Primary Frame Synchronizer block declares the LOS detect (within its Receive Path) then it will automatically transmit the AIS indicator, via its output Path.</p> <p>If the Secondary Frame Synchronizer block declares LOS:</p> <p>If the Secondary Frame Synchronizer block declares the LOS defect (within its Receive Path) then it will automatically force the “Frame</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---------------------------------------|-----|--|
| | | | <p>Generator” block to generate and transmit the AIS indicator.</p> <p>0 – Disables the “Transmit AIS (Down-stream) upon LOS feature.</p> <p>1 – Enables the “Transmit AIS (Down-stream) upon LOS feature.</p> |
| 3 | Transmit PDI-P (Down-stream) upon LOF | R/W | <p>Transmit PDI-P (Down-stream) upon LOF:</p> <p>This READ/WRITE bit-field permits the user to configure the DS3/E3 Framer block and the Transmit SONET POH Processor block to automatically transmit the PDI-P (Path – Payload Defect Indicator) anytime the LOF defect is declared within the DS3 Ingress Path.</p> <p>More specifically, if this configuration is implemented then the following events will occur.</p> <p>If the Primary Frame Synchronizer block is operating the in “DS3/E3 Ingress” path</p> <p>If the Primary Frame Synchronizer block is operating in the “DS3/E3 Ingress” path, and if it were to declare the LOF defect (within the Ingress Path), then the Transmit SONET POH Processor block will automatically transmit the PDI-P indicator, by setting the C2 byte (within each “down-stream” STS-1 SPE) to the value “0xFC”.</p> <p>Once the Primary Frame Synchronizer block clears the LOF defect, then the Transmit SONET POH Processor block will automatically setting the C2 byte (within each “down-stream” STS-1 SPE) to the “0x04”.</p> <p>If the Secondary Frame Synchronizer block is operating in the “DS3/E3 Ingress” path</p> <p>If the Secondary Frame Synchronizer block is operating in the “DS3/E3 Ingress” path, and if it were to declare the LOF defect (within the Ingress Path), then the Transmit SONET POH Processor block will automatically transmit the PDI-P indicator by setting the C2 byte (within each “down-stream” STS-1 SPE) to the value “0xFC”.</p> <p>Once the Secondary Frame Synchronizer block clears the LOF defect, then the Transmit SONET POH Processor block will automatically terminate its transmission of the PDI-P indicator by setting the C2 byte (within each “down-stream” STS-1 SPE) to the value “0x04”.</p> <p>0 – Disables this “Transmit PDI-P (Down-stream) upon LOF feature.</p> <p>1 – Enables this “Transmit PDI-P (Down-stream) upon LOF feature.</p> |
| 2 | Transmit AIS (Down-stream) upon LOF | R/W | <p>Transmit AIS (Down-stream) upon LOF:</p> <p>This READ/WRITE bit-field permits the user to configure the DS3/E3 Framer block to do all of the following, if the LOF defect is declared.</p> <p>If the Primary Frame Synchronizer block declares LOF:</p> <p>If the Primary Frame Synchronizer block declares the LOF detect (within its Receive Path) then it will automatically transmit the AIS indicator, via its output Path.</p> <p>If the Secondary Frame Synchronizer block declares LOS:</p> <p>If the Secondary Frame Synchronizer block declares the LOF defect (within its Receive Path) then it will automatically force the “Frame Generator” block to generate and transmit the AIS indicator.</p> <p>0 – Disables the “Transmit AIS (Down-stream) upon LOF feature.</p> <p>1 – Enables the “Transmit AIS (Down-stream) upon LOF feature.</p> |
| 1 | Transmit PDI-P (Down-stream) upon AIS | R/W | <p>Transmit PDI-P (Down-stream) upon AIS:</p> <p>This READ/WRITE bit-field permits the user to configure the DS3/E3 Framer block and the Transmit SONET POH Processor block to</p> |

| | | | |
|---|-------------------------------------|-----|---|
| | | | <p>automatically transmit the PDI-P (Path – Payload Defect Indicator) anytime the AIS defect is declared within the DS3 Ingress Path.</p> <p>More specifically, if this configuration is implemented then the following events will occur.</p> <p>If the Primary Frame Synchronizer block is operating in the “DS3/E3 Ingress” path</p> <p>If the Primary Frame Synchronizer block is operating in the “DS3/E3 Ingress” path, and if it were to declare the AIS defect (within the Ingress Path), then the Transmit SONET POH Processor block will automatically transmit the PDI-P indicator, by setting the C2 byte (within each “down-stream” STS-1 SPE) to the value “0xFC”.</p> <p>Once the Primary Frame Synchronizer block clears the AIS defect, then the Transmit SONET POH Processor block will automatically setting the C2 byte (within each “down-stream” STS-1 SPE) to the “0x04”.</p> <p>If the Secondary Frame Synchronizer block is operating in the “DS3/E3 Ingress” path</p> <p>If the Secondary Frame Synchronizer block is operating in the “DS3/E3 Ingress” path, and if it were to declare the AIS defect (within the Ingress Path), then the Transmit SONET POH Processor block will automatically transmit the PDI-P indicator by setting the C2 byte (within each “down-stream” STS-1 SPE) to the value “0xFC”.</p> <p>Once the Secondary Frame Synchronizer block clears the AIS defect, then the Transmit SONET POH Processor block will automatically terminate its transmission of the PDI-P indicator by setting the C2 byte (within each “down-stream” STS-1 SPE) to the value “0x04”.</p> <p>0 – Disables this “Transmit PDI-P (Down-stream) upon AIS feature.</p> <p>1 – Enables this “Transmit PDI-P (Down-stream) upon AIS feature.</p> |
| 0 | Transmit AIS (Down-stream) upon AIS | R/W | <p>Transmit AIS (Down-stream) upon AIS:</p> <p>This READ/WRITE bit-field permits the user to configure the DS3/E3 Framer block to do all of the following, if the AIS defect is declared.</p> <p>If the Primary Frame Synchronizer block declares AIS:</p> <p>If the Primary Frame Synchronizer block declares the AIS detect (within its Receive Path) then it will automatically transmit the AIS indicator, via its output Path.</p> <p>If the Secondary Frame Synchronizer block declares AIS:</p> <p>If the Secondary Frame Synchronizer block declares the AIS defect (within its Receive Path) then it will automatically force the “Frame Generator” block to generate and transmit the AIS indicator.</p> <p>0 – Disables the “Transmit AIS (Down-stream) upon AIS feature.</p> <p>1 – Enables the “Transmit AIS (Down-stream) upon AIS feature.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 663: Receive DS3/E3 AIS/PDI-P Alarm Enable Register – Secondary Frame Synchronizer (Address Location= 0xN3F2)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|---------------------------------------|-------------------------------------|---------------------------------------|-------------------------------------|---------------------------------------|-------------------------------------|
| Unused | | Transmit PDI-P (Down-stream) upon LOS | Transmit AIS (Down-stream) upon LOS | Transmit PDI-P (Down-stream) upon LOF | Transmit AIS (Down-stream) upon LOF | Transmit PDI-P (Down-stream) upon AIS | Transmit AIS (Down-stream) upon AIS |
| R/O | R/O | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------------|------|--|
| 7 - 6 | Unused | R/O | |
| 5 | Transmit PDI-P (Down-stream) upon LOS | R/W | <p>Transmit PDI-P (Down-stream) upon LOS:</p> <p>This READ/WRITE bit-field permits the user to configure the DS3/E3 Framer block and the Transmit SONET POH Processor block to automatically transmit the PDI-P (Path – Payload Defect Indicator) anytime the LOS defect is declared within the DS3 Ingress Path.</p> <p>If the Secondary Frame Synchronizer block is operating in the “DS3/E3 Ingress” path</p> <p>If the Secondary Frame Synchronizer block is operating in the “DS3/E3 Ingress” path, and if it were to declare the LOS defect (within the Ingress Path), then the Transmit SONET POH Processor block will automatically transmit the PDI-P indicator by setting the C2 byte (within each “down-stream” STS-1 SPE) to the value “0xFC”.</p> <p>Once the Secondary Frame Synchronizer block clears the LOS defect, then the Transmit SONET POH Processor block will automatically terminate its transmission of the PDI-P indicator by setting the C2 byte (within each “down-stream” STS-1 SPE) to the value “0x04”.</p> <p>0 – Disables this “Transmit PDI-P (Down-stream) upon LOS feature.</p> <p>1 – Enables this “Transmit PDI-P (Down-stream) upon LOS feature.</p> |
| 4 | Transmit AIS (Down-stream) upon LOS | R/W | <p>Transmit AIS (Down-stream) upon LOS:</p> <p>This READ/WRITE bit-field permits the user to configure the DS3/E3 Framer block to do the following, if the LOS defect is declared.</p> <p>If the Secondary Frame Synchronizer block declares LOS:</p> <p>If the Secondary Frame Synchronizer block declares the LOS defect (within its Receive Path) then it will automatically force the “Frame Generator” block to generate and transmit the AIS indicator.</p> <p>0 – Disables the “Transmit AIS (Down-stream) upon LOS feature.</p> <p>1 – Enables the “Transmit AIS (Down-stream) upon LOS feature.</p> |
| 3 | Transmit PDI-P (Down-stream) upon LOF | R/W | <p>Transmit PDI-P (Down-stream) upon LOF:</p> <p>This READ/WRITE bit-field permits the user to configure the DS3/E3 Framer block and the Transmit SONET POH Processor block to automatically transmit the PDI-P (Path – Payload Defect Indicator) anytime the LOF defect is declared within the DS3 Ingress Path.</p> <p>If the Secondary Frame Synchronizer block is operating in the “DS3/E3 Ingress” path</p> <p>If the Secondary Frame Synchronizer block is operating in the “DS3/E3 Ingress” path, and if it were to declare the LOF defect (within the Ingress Path), then the Transmit SONET POH Processor block will automatically transmit the PDI-P indicator by setting the C2 byte (within each “down-stream” STS-1 SPE) to the</p> |

| | | | |
|---|---------------------------------------|-----|--|
| | | | <p>value “0xFC”.</p> <p>Once the Secondary Frame Synchronizer block clears the LOF defect, then the Transmit SONET POH Processor block will automatically terminate its transmission of the PDI-P indicator by setting the C2 byte (within each “down-stream” STS-1 SPE) to the value “0x04”.</p> <p>0 – Disables this “Transmit PDI-P (Down-stream) upon LOF feature.”</p> <p>1 – Enables this “Transmit PDI-P (Down-stream) upon LOF feature.”</p> |
| 2 | Transmit AIS (Down-stream) upon LOF | R/W | <p>Transmit AIS (Down-stream) upon LOF:</p> <p>This READ/WRITE bit-field permits the user to configure the DS3/E3 Framer block to do the following, if the LOF defect is declared.</p> <p>If the Secondary Frame Synchronizer block declares LOS:</p> <p>If the Secondary Frame Synchronizer block declares the LOF defect (within its Receive Path) then it will automatically force the “Frame Generator” block to generate and transmit the AIS indicator.</p> <p>0 – Disables the “Transmit AIS (Down-stream) upon LOF feature.”</p> <p>1 – Enables the “Transmit AIS (Down-stream) upon LOF feature.”</p> |
| 1 | Transmit PDI-P (Down-stream) upon AIS | R/W | <p>Transmit PDI-P (Down-stream) upon AIS:</p> <p>This READ/WRITE bit-field permits the user to configure the DS3/E3 Framer block and the Transmit SONET POH Processor block to automatically transmit the PDI-P (Path – Payload Defect Indicator) anytime the AIS defect is declared within the DS3 Ingress Path.</p> <p>If the Secondary Frame Synchronizer block is operating in the “DS3/E3 Ingress” path</p> <p>If the Secondary Frame Synchronizer block is operating in the “DS3/E3 Ingress” path, and if it were to declare the AIS defect (within the Ingress Path), then the Transmit SONET POH Processor block will automatically transmit the PDI-P indicator by setting the C2 byte (within each “down-stream” STS-1 SPE) to the value “0xFC”.</p> <p>Once the Secondary Frame Synchronizer block clears the AIS defect, then the Transmit SONET POH Processor block will automatically terminate its transmission of the PDI-P indicator by setting the C2 byte (within each “down-stream” STS-1 SPE) to the value “0x04”.</p> <p>0 – Disables this “Transmit PDI-P (Down-stream) upon AIS feature.”</p> <p>1 – Enables this “Transmit PDI-P (Down-stream) upon AIS feature.”</p> |
| 0 | Transmit AIS (Down-stream) upon AIS | R/W | <p>Transmit AIS (Down-stream) upon AIS:</p> <p>This READ/WRITE bit-field permits the user to configure the DS3/E3 Framer block to do the following, if the AIS defect is declared.</p> <p>If the Secondary Frame Synchronizer block declares AIS:</p> <p>If the Secondary Frame Synchronizer block declares the AIS defect (within its Receive Path) then it will automatically force the “Frame Generator” block to generate and transmit the AIS indicator.</p> <p>0 – Disables the “Transmit AIS (Down-stream) upon AIS feature.”</p> <p>1 – Enables the “Transmit AIS (Down-stream) upon AIS feature.”</p> |

1.12.10 PERFORMANCE MONITOR REGISTERS

Table 664: PMON Excessive Zero Count Registers – MSB (Address Location= 0xN34E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| PMON_EXZ_Count_Upper_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|--|
| 7 - 0 | PMON_EXZ_Count_Upper_Byte[7:0] | RUR | <p>Performance Monitor – Excessive Zero Event Count – Upper Byte:</p> <p>These RESET-upon-READ bits, along with that within the “PMON Excessive Zero Count Register – LSB” combine to reflect the cumulative number of instances that a string of three or more consecutive zeros (for DS3 applications) or four or more consecutive zeros (for E3 applications) has been detected by the “Primary Frame Synchronizer” block since the last read of this register.</p> <p>This register contains the Most Significant byte of this 16-bit expression.</p> |

Table 665: PMON Excessive Zero Count Registers – LSB (Address Location= 0xN34F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| PMON_EXZ_Count_Lower_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|---|
| 7 - 0 | PMON_EXZ_Count_Upper_Byte[7:0] | RUR | <p>Performance Monitor – Excessive Zero Event Count – Lower Byte:</p> <p>These RESET-upon-READ bits, along with that within the “PMON Excessive Zero Count Register – MSB” combine to reflect the cumulative number of instances that a string of three or more consecutive zeros (for DS3 applications) or four or more consecutive zeros (for E3 applications) has been detected by the “Primary Frame Synchronizer” block since the last read of this register.</p> <p>This register contains the Least Significant byte of this 16-bit expression.</p> |

Table 666: PMON Line Code Violation Count Registers – MSB (Address Location= 0xN350)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| PMON_LCV_Count_Upper_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|--|
| 7 – 0 | PMON LCV Count Upper Byte[7:0] | RUR | <p>Performance Monitor- Line Code Violation Count Register – Upper Byte:</p> <p>These RESET-upon-READ bits along with that within the “PMON Line Code Violation Count – LSB” combine to reflect the cumulative number of Line Code Violations that have been detected by the Primary Frame Synchronizer block, since the last read of this register.</p> <p>This register contains the Most Significant byte of this 16-bit expression.</p> |

Table 667: PMON Line Code Violation Count Registers – LSB (Address Location= 0xN351)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| PMON_LCV_Count_Lower_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|---|
| 7 – 0 | PMON LCV Count Lower Byte[7:0] | RUR | <p>Performance Monitor- Line Code Violation Count Register – Lower Byte:</p> <p>These RESET-upon-READ bits along with that within the “PMON Line Code Violation Count – MSB” combine to reflect the cumulative number of Line Code Violations that have been detected by the Primary Frame Synchronizer block, since the last read of this register.</p> <p>This register contains the Least Significant byte of this 16-bit expression.</p> |

Table 668: PMON Framing Bit/Byte Error Count Register – MSB (Address Location= 0xN352)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| PMON_Framing_Bit/Byte_Error_Count_Upper_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 - 0 | PMON_Framing Bit/Byte Error_Count_Upper Byte[7:0] | RUR | <p>Performance Monitor – Framing Bit/Byte Error Count – Upper Byte:</p> <p>These RESET-upon-READ bits, along with that within the “PMON Framing Bit/Byte Error Count Register – LSB” combine to reflect the cumulative number of Framing bit (or byte) errors that have been detected by the Primary Frame Synchronizer block, since the last read of this register. This register contains the Most Significant byte of this 16-bit expression.</p> <p>Note:</p> <p><i>For DS3 applications, this register will increment for each F or M bit error detected.</i></p> <p><i>For E3, ITU-T G.751 applications, this register will increment for each FAS error detected.</i></p> <p><i>For E3, ITU-T G.832 applications, this register will increment for each FA1 or FA2 byte error detected.</i></p> <p><i>These register bits are not active if the Primary Frame Synchronizer block has been by-passed.</i></p> |

Table 669: PMON Framing Bit/Byte Error Count Register – LSB (Address Location= 0xN353)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| PMON_Framing_Bit/Byte_Error_Count_Lower_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 0 | PMON_Framing Bit/Byte Error_Count_Lower Byte[7:0] | RUR | <p>Performance Monitor – Framing Bit/Byte Error Count – Lower Byte:</p> <p>These RESET-upon-READ bits, along with that within the “PMON Framing Bit/Byte Error Count Register – MSB” combine to reflect the cumulative number of Framing bit (or byte) errors that have been detected by the Primary Frame Synchronizer block, since the last read of this register. This register contains the Least Significant byte of this 16-bit expression.</p> <p>Note:</p> <p><i>For DS3 applications, this register will increment for each F or M bit error detected.</i></p> <p><i>For E3, ITU-T G.751 applications, this register will increment for each FAS error detected.</i></p> <p><i>For E3, ITU-T G.832 applications, this register will increment for each FA1 or FA2 byte error detected.</i></p> <p><i>These register bits are not active if the Primary Frame Synchronizer block has been by-passed.</i></p> |

Table 670: PMON Parity/P-Bit Error Count Register – MSB (Address Location= 0xN354)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| PMON_Parity_Error_Count_Upper_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 0 | PMON_P-Bit/Parity Bit Error_Count_Upper_Byte[7:0] | RUR | <p>Performance Monitor – P Bit/Parity Bit Error Count – Upper Byte:</p> <p>These RESET-upon-READ bits, along with that within the “PMON P-Bit/Parity Bit Error Count Register – LSB” combine to reflect the cumulative number of P bit errors (for DS3 applications) or BIP-8/BIP-4 errors (for E3 applications) that have been detected by the Primary Frame Synchronizer block, since the last read of this register. This register contains the Most Significant byte of this 16-bit expression.</p> <p>Note: <i>These register bits are not active if the Primary Frame Synchronizer block has been by-passed.</i></p> |

Table 671: PMON Parity/P-Bit Error Count Register – LSB (Address Location= 0xN355)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| PMON_Parity_Error_Count_Lower_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 - 0 | PMON_P-Bit/Parity Bit Error_Count_Lower_Byte[7:0] | RUR | <p>Performance Monitor – P Bit/Parity Bit Error Count – Lower Byte:</p> <p>These RESET-upon-READ bits, along with that within the “PMON P-Bit/Parity Bit Error Count Register – MSB” combine to reflect the cumulative number of P bit errors (for DS3 applications) or BIP-8/BIP-4 errors (for E3 applications) that have been detected by the Primary Frame Synchronizer block, since the last read of this register. This register contains the Least Significant byte of this 16-bit expression.</p> <p>Note: <i>These register bits are not active if the Primary Frame Synchronizer block has been by-passed.</i></p> |

Table 672: PMON FEBE Event Count Register – MSB (Address Location= 0xN356)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| PMON_FEBE_Event_Count_Upper_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 0 | PMON_FEBE Event_Count_Upper Byte[7:0] | RUR | <p>Performance Monitor – FEBE Event Count – Upper Byte:</p> <p>These RESET-upon-READ bits, along with that within the “PMON FEBE Event Count Register – LSB” combine to reflect the cumulative number of “erred” FEBE events that have been detected by the Primary Frame Synchronizer block, since the last read of this register. This register contains the Most Significant byte of this 16-bit expression.</p> <p>Note: <i>These register bits are not active if the Primary Frame Synchronizer block has been by-passed.</i></p> |

Table 673: PMON FEBE Event Count Register – LSB (Address Location= 0xN357)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| PMON_FEBE_Event_Count_Lower_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 - 0 | PMON_FEBE Event_Count_Lower Byte[7:0] | RUR | <p>Performance Monitor – FEBE Event Count – Lower Byte:</p> <p>These RESET-upon-READ bits, along with that within the “PMON FEBE Event Count Register – MSB” combine to reflect the cumulative number of “erred” FEBE events that have been detected by the Primary Frame Synchronizer block, since the last read of this register. This register contains the Least Significant byte of this 16-bit expression.</p> <p>Note: <i>These register bits are not active if the Primary Frame Synchronizer block has been by-passed.</i></p> |

Table 674: PMON CP-Bit Error Count Register – MSB (Address Location= 0xN358)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| PMON_CP-Bit_Error_Count_Upper_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 - 0 | PMON_CP-Bit_Error_Count_Upper_Byte[7:0] | RUR | <p>Performance Monitor – CP Bit Error Count – Upper Byte:</p> <p>These RESET-upon-READ bits, along with that within the “PMON CP-Bit Error Count Register – LSB” combine to reflect the cumulative number of CP bit errors that have been detected by the Primary Frame Synchronizer block, since the last read of this register. This register contains the Most Significant byte of this 16-bit expression.</p> <p>Note: <i>These register bits are not active if the Primary Frame Synchronizer block has been bypassed, or if the Frame Synchronizer has not been configured to operate in the DS3 C-Bit Parity Framing format.</i></p> |

Table 675: PMON CP-Bit Error Count Register – LSB (Address Location= 0xN359)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| PMON_CP-Bit_Error_Count_Lower_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 0 | PMON_CP-Bit_Error_Count_Lower_Byte[7:0] | RUR | <p>Performance Monitor – CP Bit Error Count – Lower Byte:</p> <p>These RESET-upon-READ bits, along with that within the “PMON CP-Bit Error Count Register – MSB” combine to reflect the cumulative number of CP bit errors that have been detected by the Primary Frame Synchronizer block, since the last read of this register. This register contains the Least Significant byte of this 16-bit expression.</p> <p>Note: <i>These register bits are not active if the Primary Frame Synchronizer block has been bypassed, or if the Frame Synchronizer has not been configured to operate in the DS3 C-Bit Parity Framing Format.</i></p> |

Table 676: PMON PLCP BIP-8 Error Count Register – MSB (Address Location= 0xN35A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| PMON_BIP-8_Error_Count_Upper_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 - 0 | PMON_BIP-8_Error_Count_Upper_Byte[7:0] | RUR | <p>Performance Monitor – BIP-8 Error Count – Upper Byte:</p> <p>This “Reset-upon-Read” register, along with the “PMON BIP-8 Error Count Register - LSB” (Address = N35B) contains a 16-bit representation of the total number of BIP-8 Errors (in the incoming B1 byte) that have been detected by the Receive PLCP Processor, since the last read of these registers. This register contains the MSB (or Upper Byte) value of this 16 bit expression.</p> <p>Note: These register bits are not active if the Primary Frame Synchronizer block has been bypassed.</p> |

Table 677: PMON PLCP BIP-8 Error Count Register – LSB (Address Location= 0xN35B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| PMON_BIP-8_Error_Count_Lower_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 - 0 | PMON_BIP-8_Error_Count_Lower_Byte[7:0] | RUR | <p>Performance Monitor – BIP-8 Error Count – Lower Byte:</p> <p>This “Reset-upon-Read” register, along with the “PMON BIP-8 Error Count Register - MSB” (Address = N35A) contains a 16-bit representation of the total number of BIP-8 Errors (in the incoming B1 byte) that have been detected by the Receive PLCP Processor, since the last read of these registers. This register contains the LSB (or Lower Byte) value of this 16 bit expression.</p> <p>Note: These register bits are not active if the Primary Frame Synchronizer block has been bypassed.</p> |

Table 678: PMON PLCP Framing Byte Error Count Register – MSB (Address Location= 0xN35C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| PMON_Framing_Byte_Error_Count_Upper_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 0 | PMON_Framing_Byte_Error_Count_Upper_Byte[7:0] | RUR | <p>Performance Monitor – Framing Byte Error Count – Upper Byte:</p> <p>This “Reset-upon-Read” register, along with the “PMON Framing Byte Error Count Register - LSB” (Address = 0xN35D) contains a 16-bit representation of the total number of Framing Byte Errors (in the incoming A1 and A2 bytes) that have been detected by the Receive PLCP Processor, since the last read of these registers. This register contains the MSB (or Upper Byte) value of this 16 bit expression.</p> <p><i>Note: These register bits are not active if the Primary Frame Synchronizer block has been bypassed.</i></p> |

Table 679: PMON PLCP Framing Byte Error Count Register – LSB (Address Location= 0xN35D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|-------|-------|-------|-------|-------|-------|-------|
| PMON_Framing_Byte_Error_Count_Lower_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 - 0 | PMON_Framing_Byte_Error_Count_Lower_Byte[7:0] | RUR | <p>Performance Monitor – Framing Byte Error Count – Lower Byte:</p> <p>This “Reset-upon-Read” register, along with the “PMON Framing Byte Error Count Register - MSB” (Address = 0xN35C) contains a 16-bit representation of the total number of Framing Byte Errors (in the incoming A1 and A2 bytes) that have been detected by the Receive PLCP Processor, since the last read of these registers. This register contains the LSB (or Lower Byte) value of this 16 bit expression.</p> <p><i>Note: These register bits are not active if the Primary Frame Synchronizer block has been bypassed.</i></p> |

Table 680: PMON PLCP FEBE Event Count Register – MSB (Address Location= 0xN35E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| PMON_PLCP_FEBE_Event_Count_Upper_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 - 0 | PMON_PLCP_FEBE_Event_Count_Upper_Byte[7:0] | RUR | <p>Performance Monitor –PCLP FEBE Event Count – Upper Byte:</p> <p>This “Reset-upon-Read” register, along with the “PMON PLCP FEBE Event Count Register - LSB” (Address = 0xN35F) contains a 16-bit representation of the total of data within the FEBE field of the G1 Byte, that have been read by the Receive PLCP Processor, since the last read of these registers. This register contains the MSB (or Upper byte) value of this 16-bit expression.</p> <p><i>Note: These register bits are not active if the Primary Frame Synchronizer block has been by-passed.</i></p> |

Table 681: PMON PLCP FEBE Event Count Register – LSB (Address Location= 0xN35F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| PMON_PLCP_FEBE_Event_Count_Lower_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 - 0 | PMON_PLCP_FEBE_Event_Count_Lower_Byte[7:0] | RUR | <p>Performance Monitor –PCLP FEBE Event Count – Lower Byte:</p> <p>This “Reset-upon-Read” register, along with the “PMON PLCP FEBE Event Count Register - MSB” (Address = 0xN35E) contains a 16-bit representation of the total of data within the FEBE field of the G1 Byte, that have been read by the Receive PLCP Processor, since the last read of these registers. This register contains the LSB (or Lower byte) value of this 16-bit expression.</p> <p><i>Note: These register bits are not active if the Primary Frame Synchronizer block has been by-passed.</i></p> |

Table 682: PRBS Error Count Register – MSB (Address Location= 0xN368)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------------------|-------|-------|-------|-------|-------|-------|-------|
| PRBS_Error_Count_Upper_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------------|------|---|
| 7 - 0 | PRBS_Error_Count_Upper_Byte[7:0] | RUR | <p>PRBS Error Count – Upper Byte:</p> <p>These RESET-upon-READ bits, along with that within the “PRBS Error Count Register – LSB” combine to reflect the cumulative number of PRBS bit errors that have been detected by the Primary Frame Synchronizer block, since the last read of this register. This register contains the Most Significant byte of this 16-bit expression.</p> <p>Note: <i>These register bits are not active if the Primary Frame Synchronizer block has been bypassed, and if the PRBS Receiver has not been enabled.</i></p> |

Table 683: PRBS Error Count Register – LSB (Address Location= 0xN369)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------------------|-------|-------|-------|-------|-------|-------|-------|
| PRBS_Error_Count_Lower_Byte[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------------|------|--|
| 7 - 0 | PRBS_Error_Count_Lower_Byte[7:0] | RUR | <p>PRBS Error Count – Lower Byte:</p> <p>These RESET-upon-READ bits, along with that within the “PRBS Error Count Register – MSB” combine to reflect the cumulative number of PRBS bit errors that have been detected by the Primary Frame Synchronizer block, since the last read of this register. This register contains the Least Significant byte of this 16-bit expression.</p> <p>Note: <i>These register bits are not active if the Primary Frame Synchronizer block has been bypassed, and if the PRBS Receiver has not been enabled.</i></p> |

Table 684: PMON Holding Register (Address Location= 0xN3, 0x6C; Address Location= 0xN36C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------|-------|-------|-------|-------|-------|-------|-------|
| PMON_Hold_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------|------|---|
| 7 – 0 | PMON Holding Value | R/O | <p>PMON Holding Value: These READ-ONLY bit-fields were specifically allocated to support READ operations to the PMON (Performance Monitor) Registers, within the DS3/E3 Framer blocks.</p> <p>Since the PMON Register (within the DS3/E3 Framer block) are 16-bit registers. Therefore, given that the bi-directional data bus of the XRT94L33 is only 8-bits wide, it will require two read operations in order to read out the entire 16 bit content of these registers.</p> <p>The other thing to note is that the PMON Registers (within the DS3/E3 Framer blocks) are RESET-upon-READ type registers. As consequence, the entire 16-bit contents of a given PMON Register will be cleared to “0x0000” immediately after the user has executed the first (of two) read operations to this register. In order to avoid losing the contents of the other byte, the contents of the “un-read” byte is automatically loaded into this register.</p> <p>Hence, once the user reads a register, from a given PMON Register, he/she is suppose to obtain the contents of the other byte, by reading the contents of this register.</p> |

Table 685: One Second Error Status Register (Address Location= 0xN36D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|----------------|-----------------------|
| Unused | | | | | | Errored Second | Severe Errored Second |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 – 2 | Unused | R/O | |
| 1 | Errored Second | R/O | <p>Errored Second Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the DS3/E3 Framer block has declared the last one-second accumulation period as a “Errored Second”.</p> <p>The DS3/E3 Framer block will declare a “errored second” if it detects any of the following events.</p> <p><i>For DS3 Applications</i></p> <ul style="list-style-type: none"> • P-Bit Errors • CP Bit Errors • Framing Bit (F or M bit) Errors <p><i>For E3 Applications</i></p> <ul style="list-style-type: none"> • BIP-4/BIP-8 Errors • FAS or Framing Byte (FA1, FA2) Errors <p>0 – Indicates that the DS3/E3 Framer block has NOT declared the last one-second accumulation period as being an errored second.</p> <p>1 – Indicates that the DS3/E3 Framer block has declared the last one-second accumulation period as being an errored second.</p> <p>Note: <i>This bit-field is only active if the Primary Frame Synchronizer block is enabled.</i></p> |
| 0 | Severely Errored Second | R/O | <p>Severely Errored Second Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the DS3/E3 Framer block has declared the last one second accumulation period as being a “Severely Errored Second”.</p> <p>The DS3/E3 Framer block will declare a given second as being a “severely errored” second if it determines that the BER (Bit Error Rate) during this “one-second accumulation” period is greater than 10^{-3} errors/second.</p> <p>0 – Indicates that the DS3/E3 Framer block has not declared the last one-second accumulation period as being a “severely-errored” second.</p> <p>1 – Indicates that the DS3/E3 Framer block has declared the last one-second accumulation period as being a “severely-errored” second.</p> <p>Note: <i>This bit-field is only active if the Primary Frame Synchronizer block is enabled.</i></p> |

Table 686: One Second – LCV Count Accumulator Register – MSB (Address Location= 0xN36E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| One_Second_LCV_Count_Accum_MSB[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------------|------|---|
| 7 - 0 | One_Second_LCV_Count_Accum_LSB[7:0] | R/O | One Second LCV Count Accumulator Register – MSB: These READ-ONLY bits, along with that within the “One Second LCV Count Accumulator Register – MSB” combine to reflect the cumulative number of “Line Code Violations” that have been detected by the Frame Synchronizer block, in the last “one second” accumulation period. This register contains the Most Significant byte of this 16-bit expression. |

Table 687: One Second – LCV Count Accumulator Register – LSB (Address Location= 0xN36F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------------------|-------|-------|-------|-------|-------|-------|-------|
| One_Second_LCV_Count_Accum_LSB[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------------|------|--|
| 7 - 0 | One_Second_LCV_Count_Accum_LSB[7:0] | R/O | One Second LCV Count Accumulator Register – LSB: These READ-ONLY bits, along with that within the “One Second LCV Count Accumulator Register – LSB” combine to reflect the cumulative number of “Line Code Violations” that have been detected by the Frame Synchronizer block, in the last “one second” accumulation period. This register contains the Least Significant byte of this 16-bit expression. |

Table 688: One Second – Parity Error Accumulator Register – MSB (Address Location= 0xN370)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| One_Second_Parity_Error_Accum_MSB[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 - 0 | One_Second_Parity Error Accum_MSB[7:0] | R/O | <p>One Second Parity Error Accumulator Register – MSB:</p> <p>These READ-ONLY bits, along with that within the “One Second Parity Error Accumulator Register – LSB” combine to reflect the cumulative number of “Parity Errors” that have been detected by the Frame Synchronizer block, in the last “one second” accumulation period. This register contains the Most Significant byte of this 16-bit expression.</p> <p>Note:</p> <p><i>For DS3 applications, the register will reflect the number of P-bit errors, detected within the last “one second” accumulation period.</i></p> <p><i>For E3, ITU-T G.751 applications, this register will reflect the number of BIP-4 errors, detected within the last “one second” accumulation period.</i></p> <p><i>For E3, ITU-T G.832 applications, this register will reflect the number of BIP-8 (B1 Byte) errors detected within the last “one second” accumulation period.</i></p> |

Table 689: One Second – Parity Error Accumulator Register – LSB (Address Location= 0xN371)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| One_Second_Parity_Error_Accum_LSB[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 - 0 | One_Second_Parity Error Accum_LSB[7:0] | R/O | <p>One Second Parity Error Accumulator Register – LSB:</p> <p>These READ-ONLY bits, along with that within the “One Second Parity Error Accumulator Register – MSB” combine to reflect the cumulative number of “Parity Errors” that have been detected by the Frame Synchronizer block, in the last “one second” accumulation period. This register contains the Least Significant byte of this 16-bit expression.</p> <p>Note:</p> <p><i>For DS3 applications, the register will reflect the number of P-bit errors, detected within the last “one second” accumulation period.</i></p> <p><i>For E3, ITU-T G.751 applications, this register will reflect the number of BIP-4 errors, detected within the last “one second” accumulation period.</i></p> <p><i>For E3, ITU-T G.832 applications, this register will reflect the number of BIP-8 (B1 Byte) errors detected within the last “one second” accumulation period.</i></p> |

Table 690: One Second – CP Bit Error Accumulator Register – MSB (Address Location= 0xN372)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| One_Second_CP_Bit_Error_Accum_MSB[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 - 0 | One_Second_CP Bit Error Accum_MSB[7:0] | R/O | <p>One Second CP Bit Error Accumulator Register – MSB:</p> <p>These READ-ONLY bits, along with that within the “One Second CP-Bit Error Accumulator Register – LSB” combine to reflect the cumulative number of “CP Bit Errors” that have been detected by the Frame Synchronizer block, in the last “one second” accumulation period. This register contains the Most Significant byte of this 16-bit expression.</p> <p>Note: This register is inactive if the Frame Synchronizer block is “by-passed” or if the Frame Synchronizer block has not been configured to operate in the DS3, C-Bit Parity framing format.</p> |

Table 691: One Second – CP Bit Error Accumulator Register – LSB (Address Location= 0xN373)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|-------|-------|-------|-------|-------|-------|-------|
| One_Second_CP_Bit_Error_Accum_LSB[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 - 0 | One_Second_CP Bit Error Accum_LSB[7:0] | R/O | <p>One Second CP Bit Error Accumulator Register – LSB:</p> <p>These READ-ONLY bits, along with that within the “One Second CP-Bit Error Accumulator Register – MSB” combine to reflect the cumulative number of “CP Bit Errors” that have been detected by the Frame Synchronizer block, in the last “one second” accumulation period. This register contains the Least Significant byte of this 16-bit expression.</p> <p>Note: This register is inactive if the Frame Synchronizer block is “by-passed” or if the Frame Synchronizer block has not been configured to operate in the DS3, C-Bit Parity framing format.</p> |

1.12.11 GENERAL PURPOSE I/O PIN CONTROL REGISTERS

Table 692: Line Interface Drive Register (Address Location= 0xN380)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------|--------|-------|-------|-------|-------|-------|-------|
| Internal Remote Loop-back | Unused | | | | | | |
| R/W | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|---|
| 7 | Internal Remote Loop-back | R/W | <p>Internal Remote Loop-back Mode:</p> <p>This READ/WRITE bit-field permits the user to configure the DS3/E3 Framer block to operate in the “Remote Loop-back” Mode.</p> <p>If the user enables this feature, then the Receive Input of the Primary Frame Synchronizer block will automatically be routed to the Transmit Output of the Frame Generator block.</p> <p>0 – Disables the Remote Loop-back Mode.</p> <p>1 – Enables the Remote Loop-back Mode.</p> <p>Note: <i>This feature is only available if both the Frame Generator and the Primary Frame Synchronizer blocks are enabled.</i></p> |
| 6 - 0 | Unused | R/O | |

1.12.12 LAPD CONTROLLER BYTE COUNT REGISTERS

Table 693: TxLAPD Byte Count Register (Address Location= 0xN383)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| TxLAPD_MESSAGE_SIZE[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|--|
| 7 – 0 | TxLAPD_MESSAGE_SIZE[7:0] | R/W | <p>Transmit LAPD Message Size:</p> <p>These READ/WRITE bit-fields permit the user to specify the size of the information payload (in terms of bytes) within the very next outbound LAPD/PMDL Message, whenever Bit 7 (TxLAPD Any) within the “Transmit Tx LAPD Configuration” Register has been set to “1”.</p> |

Table 694: RxLAPD Byte Count Register (Address Location= 0xN384)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| RxLAPD_MESSAGE_SIZE[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|---|
| 7 – 0 | RxLAPD_MESSAGE_SIZE[7:0] | R/O | <p>Receive LAPD Message Size:</p> <p>These READ-ONLY bit-fields indicate the size of the most recently received LAPD/PMDL Message, whenever Bit 7 (RxLAPD Any) within the “Rx LAPD Control” Register; has been set to “1”.</p> <p>The contents of these register bits, reflects the Received LAPD Message size, in terms of bytes.</p> |

Table 695: Receive PLCP Configuration and Status Register (Address Location= 0xN390)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-----------------------|-------------|---------|-------------|-------------|---------------|
| Unused | | Nibble Boundary Shift | Speed Count | Reframe | POOF Status | PLOF Status | Yellow Status |
| R/O | R/O | R/W | R/W | R/W | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7 – 6 | Unused | R/O | |
| 5 | Nibble Boundary Shift | R/W | |
| 4 | Speed Count | R/W | |
| 3 | Reframe | R/W | <p>Receive PLCP Processor Reframe Operation:</p> <p>This “Read/Write” bit-field allows the user to command the Receive PLCP Processor to perform a “Reframe” operation. If the user invokes this command, the Receive PLCP Processor will transition from the “In-Frame” state to the “Loss-of-Frame” state. Afterwards, it will attempt to re-acquire framing.</p> <p>1 – The Receive PLCP Processor will perform a “reframe: operation</p> <p>0 – The Receive PLCP Processor will NOT perform a “Reframe” operation</p> |
| 2 | POOF Status | R/O | <p>POOF (Receive PLCP Processor Out-of-Frame) Status:</p> <p>This “Read-Only” bit-field indicates whether or not the Receive PLCP Processor is in the “Out-of-Frame (OOF)” condition or not.</p> <p>0 – Receive PLCP Processor is either in the “In-Frame” condition or in the “Loss-of-Frame” condition.</p> <p>1 – Receive PLCP is currently in the “OOF Condition”.</p> |
| 1 | PLOF Status | R/O | <p>PLOP (Receive PLCP Processor Loss of Frame) Status:</p> <p>This “Read-Only” bit-field indicates whether or not the Receive PLCP Processor is in the “Loss of Frame (LOF)” condition or not. PLCP Loss of Frame is declared if PLCP Out-of-Frame (POOF), in bit 2 of this register, is declared for more than 1ms. PLOF is deasserted if POOF is off for more than 12 ms.</p> <p>0 – Receive PLCP Processor is either in the “In-Frame” condition or in the “Out-of-Frame” condition.</p> <p>1 – Receive PLCP Processor is currently in the “LOF Condition”.</p> |
| 0 | Yellow Status | R/O | <p>Yellow Status:</p> <p>This “Read-Only” bit field indicates whether or not the Receive PLCP Processor has detected a prolonged “Yellow Alarm” indication in the G1 bytes of the incoming PLCP frames.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|--|
| | | | <p>If a “Far-End” Receive PLCP Processor has trouble receiving valid PLCP data from the “Near-End” Transmit PLCP Processor, it (the Far End Transmit PLCP Processor) will begin to transmit PLCP frames that contain G1 bytes with the asserted “Yellow Alarm - RAI” indicators. If the “Near-End” Receive PLCP Processor determines that it has been receiving PLCP frames with these kind of G1 bytes for a 10 or more consecutive frames; then the Receive PLCP Processor will set this bit-field to “1”.</p> <p>1 – Indicates 10 or more consecutive frames received contain Yellow Alarm Indicators in G1 bytes.</p> <p>0 – Indicates 10 or more consecutive frames received without Yellow Alarm Indicators in G1 bytes.</p> |
|--|--|--|--|

Table 696: Receive PLCP Interrupt Enable Register (Address Location= 0xN391)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-----------------------|-----------------------|
| Unused | | | | | | POOF Interrupt Enable | PLOF Interrupt Enable |
| R/O | R/O | R/O | R/O | R/O | R/O | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7 – 2 | Unused | R/O | |
| 1 | POOF Interrupt Enable | R/W | <p>POOF Interrupt Enable:</p> <p>This “Read-Write” bit-field allows the user to enable or disable the “Change in POOF Condition” interrupt.</p> <p>0 – Disables PLCP Out-of-Frame (OOF) interrupt condition</p> <p>1 – Enables PLCP Out-of-Frame (OOF) interrupt condition</p> |
| 0 | PLOF Interrupt Enable | R/W | <p>PLOF Interrupt Enable:</p> <p>This “Read-Write” bit-field allows the user to enable or disable the “Change in PLOF Condition” interrupt.</p> <p>0 – Disables PLCP Loss-of-Frame (LOF) interrupt condition</p> <p>1 – Enables PLCP Loss-of-Frame (LOF) interrupt condition</p> |

Table 697: Receive PLCP Interrupt Status Register (Address Location= 0xN392)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-----------------------|-----------------------|
| Unused | | | | | | POOF Interrupt Status | PLOF Interrupt Status |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7 – 2 | Unused | R/O | |
| 1 | POOF Interrupt Status | R/W | <p>POOF Interrupt Status:</p> <p>This “Read-Only” bit-field indicates whether a “Change in POOF (Receive PLCP Processor Out of Frame) condition” interrupt has been generated since the last read of this register.</p> <p>If this bit-field is “0”, then the “Change in POOF Condition” interrupt has not occurred since the last read of this register. However, if this bit-field is “1”, then the “Change in POOF Condition” interrupt has occurred since the last read of this register.</p> <p>This bit-field will be asserted under the following two conditions:</p> <ol style="list-style-type: none"> 1. The Receive PLCP Processor transitions from the “In-Frame” or “Loss of Frame” condition to the “Out of Frame” condition. 2. The Receive PLCP Processor transitions from the “Out-of-Frame” condition to the “In-Frame” condition. <p>The local μP can read the “Rx PLCP Configuration/Status” Register (Address = 0xN390), in order to determine the current “POOF” status.condition</p> |
| 0 | PLOF Interrupt Status | R/W | <p>PLOF Interrupt Status:</p> <p>This “Read Only” bit-field indicates whether a “Change in PLOF (Receive PLCP Processor Loss of Frame) condition” interrupt has been generated since the last read of this register.</p> <p>If this bit-field is “0”, then the “Change in PLOF Condition” interrupt has not occurred since the last read of this register. However, if this bit-field is “1”, then the “Change in PLOF Condition” interrupt has occurred since the last read of this register.</p> <p>This bit-field will be asserted under the following two conditions:</p> <ol style="list-style-type: none"> 1. The Receive PLCP Processor transitions from the “In-Frame” condition to the “Loss of Frame” condition. 2. The Receive PLCP Processor transitions from the “Loss of Frame” or “Out of Frame” condition to the “In-Frame” |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|--|
| | | | <p>condition.</p> <p>The local μP can read the “Rx PLCP Configuration/Status” Register (Address = 0xN390), in order to determine the current “PLOF” status.</p> |
|--|--|--|--|

Table 698: Transmit PLCP A1 Byte Error Mask Register (Address Location= 0xN398)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| A1_Byte_Error_Mask [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/w | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|---|
| 7 – 0 | A1_Byte_Error_Mask [7:0] | R/W | <p>A1_Byte_Error_Mask [7:0]:</p> <p>This register allows the user to insert errors into the A1 Byte of each outgoing PLCP Frame. The Transmit PLCP Processor automatically performs the XOR operation on the A1 byte of every outbound PLCP frame with the contents of this register. Therefore, if this register contains any “1s”, then errors will be inserted into the A1 byte. If the user wishes to operate the Transmit PLCP in a normal mode (e.g., by NOT inserting errors into the A1 byte), then he/she must insure that this register contains the default value, 00h.</p> |

Table 699: Transmit PLCP A2 Byte Error Mask Register (Address Location= 0xN399)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| A2_Byte_Error_Mask [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/w | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|---|
| 7 – 0 | A2_Byte_Error_Mask [7:0] | R/W | <p>A2_Byte_Error_Mask [7:0]:</p> <p>This register allows the user to insert errors into the A2 Byte of each outgoing PLCP Frame. The Transmit PLCP Processor automatically performs the XOR operation on the A2 byte of every outbound PLCP frame with the contents of this register. Therefore, if this register contains any “1s”, then errors will be inserted into the A2 byte. If the user wishes to operate the Transmit PLCP in a normal mode (e.g., by NOT inserting errors into the A2 byte), then he/she must insure that this register contains the default value, 00h.</p> |

Table 700: Transmit PLCP B1 Byte (BIP-8) Error Mask Register (Address Location= 0xN39A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| B1_Byte_Error_Mask [7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/w | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|---|
| 7 – 0 | B1_Byte_Error_Mask [7:0] | R/W | <p>B1_Byte_Error_Mask [7:0]:</p> <p>This register allows the user to insert errors into the B1 Byte of each outgoing PLCP Frame. The Transmit PLCP Processor automatically performs the XOR operation on the B1 byte of every outbound PLCP frame with the contents of this register. Therefore, if this register contains any “1s”, then errors will be inserted into the B1 byte. If the user wishes to operate the Transmit PLCP in a normal mode (e.g., by NOT inserting errors into the B1 byte), then he/she must insure that this register contains the default value, 00h.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 701: Transmit PLCP G1 Byte Register (Address Location= 0xN39B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|--------------|--------------|-----------|-------|-------|
| Unused | | | Tx FEBE Mask | Yellow Alarm | LSS [2:0] | | |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------|------|--|
| 7 - 5 | Unused | R/O | |
| 4 | Tx FEBE Mask | R/W | <p>Tx FEBE Mask:</p> <p>This “Read/Write” bit-field allows the user to command the Transmit PLCP Processor to insert a value of “0000” into the FEBE field of the G1 byte in the outbound PLCP Frame.</p> <p>1 – Transmit FEBE count with the value of “0000” overwritten by the Transmit PLCP Processor</p> <p>0 – Transmit Received FEBE count</p> |
| 3 | Yellow Alarm | R/W | <p>Yellow Alarm:</p> <p>This “Read/Write” bit-field allows the user to command the Transmit PLCP to send a “Yellow Alarm” via the G1 byte (within the outbound PLCP frame) to the far-end Receive PLCP Processor.</p> <p>1 – The Transmit PLCP will force the “RAI” bit (Yellow Alarm) , within the G1 byte, to “1”</p> <p>0 – “RAI” bit (Yellow Alarm) will NOT be forced.</p> |
| 2 – 0 | LSS [2:0] | R/W | <p>LSS (Link Status Signal) 2:0:</p> <p>This “Read/Write” bit-fields allows the user to transmit their own “proprietary” data link messages, via the 3 unused bits within the G1 bytes, of each outbound PLCP frame.</p> |

Table 702: Receive DS3/E3 Configuration Register – Secondary Frame Synchronizer (Address Location= 0xN3F0)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------------------------------------|-------------------------------------|-------------------------------------|----------------------------------|-------------------------------------|
| Unused | | | Primary Frame - Clock Output Invert | Primary Frame – Transmit AIS Enable | Secondary Frame – Single-Rail Input | Primary Frame - Dual-Rail Output | Primary Frame – Idle Pattern Insert |
| R/O | R/O | R/O | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------------------|------|--|
| 7 - 5 | Unused | R/O | |
| 4 | Primary Frame – Clock Output Invert | R/W | <p>Primary Frame Synchronizer – Clock Output Invert:</p> <p>This READ/WRITE bit-field permits the user to configure the Primary Frame Synchronizer block to update the “DS3/E3/STS1_DATA_OUT_n” output pins upon either the rising or falling edge of “DS3/E3/STS1_CLK_OUT_n.”</p> <p>0 – DS3/E3/STS1_DATA_OUT_n is updated upon the rising edge of “DS3/E3/STS1_Clk_OUT_n”. The user should insure that the LIU IC will sample “DS3/E3/STS1_DATA_OUT_n” upon the falling edge of “DS3/E3/STS1_CLK_OUT_n”</p> <p>1 – DS3/E3/STS1_DATA_OUT_n is updated upon the falling edge of “DS3/E3/STS1_Clk_OUT_n”. The user should insure that the LIU IC will sample “DS3/E3/STS1_DATA_OUT_n” upon the rising edge of “DS3/E3/STS1_CLK_OUT_n”.</p> <p>Note: This bit-field is only active if the “Primary Frame Synchronizer” block has been configured to operate in the “Egress” Direction.</p> |
| 3 | Primary Frame – Transmit AIS Enable | R/W | <p>Primary Frame Synchronizer Block – Transmit AIS Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the AIS Pattern Generator, within the Primary Frame Synchronizer block..</p> <p>If the user enables the “AIS Pattern Generator”, then the data, that is output via the Primary Frame Synchronizer block, will be overwritten with the AIS Pattern.</p> <p>0 –Disables the “AIS Pattern Generator” within the Primary Frame Synchronizer block.</p> <p>1 – Enables the “AIS Pattern Generator” within the Primary Frame Synchronizer block.</p> |
| 2 | Secondary Frame – Single-Rail Input | R/W | <p>Secondary Frame Synchronizer Block –Single-Rail/Dual Rail Input Select:</p> <p>This READ/WRITE bit-field permits the user to configure the Secondary Frame Synchronizer block to accept data via either the “Single-Rail” or “Dual-Rail” manner.</p> <p>0 – Configures the Secondary Frame Synchronizer block to accept data via the “Single-Rail” Mode.</p> <p>1 – Configures the Secondary Frame Synchronizer block to accept data via the “Dual-Rail” Mode.</p> <p>Note: This register bit is only valid if the Secondary Frame Synchronizer block has been configured to operate in the “Ingress” Direction.</p> |

| | | | |
|---|-------------------------------------|-----|--|
| 1 | Primary Frame – Dual-Rail Output | R/W | <p>Primary Frame Synchronizer – Dual-Rail Output:</p> <p>This READ/WRITE bit-field permits the user configure the Primary Frame Synchronizer block to output data (to the LIU IC) in either the Single-Rail or Dual-Rail Manner.</p> <p>0 – Configures the Primary Frame Synchronizer block to output data (to the LIU IC) in a Single-Rail Manner.</p> <p>1 – Configures the Primary Frame Synchronizer block to output data (to the LIU IC) in a Dual-Rail Manner.</p> <p>Note: <i>This register bit is only valid if the Primary Frame Synchronizer block has been configured to operate in the “Egress” Direction.</i></p> |
| 0 | Primary Frame – Idle Pattern Insert | R/O | <p>Primary Frame Synchronizer Block – Idle Pattern Insert:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the Idle Pattern Generator, within the Primary Frame Synchronizer block..</p> <p>If the user enables the “Idle Pattern Generator”, then the data, that is output via the Primary Frame Synchronizer block, will be overwritten with the Idle Pattern.</p> <p>0 –Disables the “Idle Pattern Generator” within the Primary Frame Synchronizer block.</p> <p>1 – Enables the “Idle Pattern Generator” within the Primary Frame Synchronizer block.</p> |

Table 703: Receive DS3/E3 Status Register – Secondary Frame Synchronizer (Address Location= 0xN3F1)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--|--|--|--|--------|-------|-------|-------|
| Secondary Frame Synchronizer - AIS Defect Declared | Secondary Frame Synchronizer – LOS Defect Declared | Secondary Frame Synchronizer – DS3 Idle Pattern Detected | Secondary Frame Synchronizer – OOF Defect Declared | Unused | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 | Secondary Frame Synchronizer – AIS Defect Declared | R/O | <p>Secondary Frame Synchronizer Block – AIS Defect Declared:</p> <p>This READ/WRITE bit-field indicates whether or not the Secondary Frame Synchronizer block is currently declaring the AIS condition.</p> <p>0 – Indicates that the Secondary Frame Synchronizer block is NOT declaring the AIS defect.</p> <p>1 – Indicates that the Secondary Frame Synchronizer block is currently declaring the AIS defect</p> |
| 6 | Secondary Frame Synchronizer – LOS Defect Declared | R/O | <p>Secondary Frame Synchronizer Block – LOS Defect Declared:</p> <p>This READ/WRITE bit-field indicates whether or not the Secondary Frame Synchronizer block is currently declaring the LOS condition.</p> <p>0 – Indicates that the Secondary Frame Synchronizer block is NOT declaring the LOS defect.</p> <p>1 – Indicates that the Secondary Frame Synchronizer block is currently declaring the LOS defect.</p> |
| 5 | Secondary Frame Synchronizer – Idle Pattern Detected | R/O | <p>Secondary Frame Synchronizer Block – Idle Pattern Detected:</p> <p>This READ/WRITE bit-field indicates whether or not the Secondary Frame Synchronizer block is currently detecting the DS3 Idle Pattern, within its incoming Receive Path.</p> <p>0 – Indicates that the Secondary Frame Synchronizer block is NOT detecting the DS3 Idle Pattern.</p> <p>1 – Indicates that the Secondary Frame Synchronizer block is currently detecting the DS3 Idle Pattern.</p> <p>Note: This bit-field is only valid if the DS3/E3 Frame Synchronizer block has been configured to operate in the DS3 Mode.</p> |
| 4 | Secondary Frame Synchronizer – OOF Defect Declared | R/O | <p>Secondary Frame Synchronizer Block – OOF Defect Declared:</p> <p>This READ/WRITE bit-field indicates whether or not the Secondary Frame Synchronizer block is currently declaring the OOF condition.</p> <p>0 – Indicates that the Secondary Frame Synchronizer block is NOT declaring the OOF defect.</p> <p>1 – Indicates that the Secondary Frame Synchronizer block is currently declaring the OOF defect.</p> |
| 3 – 0 | Unused | R/O | |

Table 704: Receive DS3/E3 Interrupt Enable Register – Secondary Frame Synchronizer Block (Address Location= 0xN3F8)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|--|--|---|--------|-------|--|--------|
| Unused | Change of LOS Condition Interrupt Enable | Change of AIS Condition Interrupt Enable | Change of DS3 Idle Condition Interrupt Enable | Unused | | Change of OOF Condition Interrupt Enable | Unused |
| R/O | R/W | R/W | R/W | R/O | R/O | R/W | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | Unused | R/O | |
| 6 | Change of LOS Condition Interrupt Enable | R/W | <p>Change of LOS Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of LOS Condition” Interrupt for the Secondary Frame Synchronizer block.</p> <p>If the user enables this interrupt, then the Secondary Frame Synchronizer block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> Whenever the Secondary Frame Synchronizer block declares the LOS defect. Whenever the Secondary Frame Synchronizer block clears the LOS defect. <p>0 – Disables the “Change of LOS Condition” Interrupt. 1 – Enables the “Change of LOS Condition” Interrupt.</p> |
| 5 | Change of AIS Condition Interrupt Enable | R/W | <p>Change of AIS Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of AIS Condition” Interrupt for the Secondary Frame Synchronizer block.</p> <p>If the user enables this interrupt, then the Secondary Frame Synchronizer block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> Whenever the Secondary Frame Synchronizer block declares the AIS defect. Whenever the Secondary Frame Synchronizer block clears the AIS defect. <p>0 – Disables the “Change of AIS Condition” Interrupt. 1 – Enables the “Change of AIS Condition” Interrupt.</p> |
| 4 | Change in DS3 Idle Condition Interrupt Enable | R/W | <p>Change of DS3 Idle Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of DS3 Idle Condition” Interrupt for the Secondary Frame Synchronizer block.</p> <p>If the user enables this interrupt, then the Secondary Frame Synchronizer block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> Whenever the Secondary Frame Synchronizer block detects the DS3 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|-------|--|-----|---|
| | | | <p>Idle pattern within its receive path.</p> <ul style="list-style-type: none"> Whenever the Secondary Frame Synchronizer block ceases to detect the DS3 Idle pattern within its receive path. <p>0 – Disables the “Change of DS3 Idle Condition” Interrupt. 1 – Enables the “Change of DS3 Idle Condition” Interrupt.</p> <p>Note: <i>This bit-field is only active if the DS3/E3 Framer block has been configured to operate in the DS3 Mode.</i></p> |
| 3 - 2 | Unused | R/O | |
| 1 | Change of OOF Condition Interrupt Enable | R/W | <p>Change of OOF Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of OOF Condition” Interrupt for the Secondary Frame Synchronizer block.</p> <p>If the user enables this interrupt, then the Secondary Frame Synchronizer block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> Whenever the Secondary Frame Synchronizer block declares the OOF defect. Whenever the Secondary Frame Synchronizer block clears the OOF defect. <p>0 – Disables the “Change of OOF Condition” Interrupt. 1 – Enables the “Change of OOF Condition” Interrupt.</p> |
| 0 | Unused | R/O | |

Table 705: Receive DS3/E3 Interrupt Status Register – Secondary Frame Synchronizer Block (Address Location= 0xN3F9)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|--|--|---|--------|-------|--|--------|
| Unused | Change of LOS Condition Interrupt Status | Change of AIS Condition Interrupt Status | Change of DS3 Idle Condition Interrupt Status | Unused | | Change of OOF Condition Interrupt Status | Unused |
| R/O | RUR | RUR | RUR | R/O | R/O | RUR | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 | Unused | R/O | |
| 6 | Change of LOS Condition Interrupt Status | RUR | <p>Change of LOS Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of LOS Condition” Interrupt (per the Secondary Frame Synchronizer block) has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change of LOS Condition” Interrupt (per the Secondary Frame Synchronizer block) has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change of LOS Condition” Interrupt (per the Secondary Frame Synchronizer block) has occurred since the last read of this register.</p> <p>Note: The user can determine the current state of “LOS” (per the Secondary Frame Synchronizer” block) by reading out the state of Bit 6 (Secondary Frame Synchronizer – LOS Defect Declared) within the Receive DS3/E3 Status Register – Secondary Frame Synchronizer block” register (Address Location= 0xN3F1).</p> |
| 5 | Change of AIS Condition Interrupt Status | RUR | <p>Change of AIS Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of AIS Condition” Interrupt (per the Secondary Frame Synchronizer block) has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change of AIS Condition” Interrupt (per the Secondary Frame Synchronizer block) has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change of AIS Condition” Interrupt (per the Secondary Frame Synchronizer block) has occurred since the last read of this register.</p> <p>Note: The user can determine the current state of “LOS” (per the Secondary Frame Synchronizer” block) by reading out the state of Bit 7 (Secondary Frame Synchronizer – AIS Defect Declared) within the Receive DS3/E3 Status Register – Secondary Frame Synchronizer block” register (Address Location= 0xN3F1).</p> |
| 4 | Change of DS3 Idle Condition Interrupt Status | RUR | <p>Change of DS3 Idle Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of DS3 Idle Condition” Interrupt (per the Secondary Frame Synchronizer block) has occurred since the last read of this</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|-------|--|-----|---|
| | | | <p>register.</p> <p>0 – Indicates that the “Change of DS3 Idle Condition” Interrupt (per the Secondary Frame Synchronizer block) has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change of DS3 Idle Condition” Interrupt (per the Secondary Frame Synchronizer block) has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current “DS3 Idle” state (per the Secondary Frame Synchronizer” block) by reading out the state of Bit 5 (Secondary Frame Synchronizer – DS3 Idle Pattern Detected) within the Receive DS3/E3 Status Register – Secondary Frame Synchronizer block” register (Address Location= 0xN3F1).</i></p> |
| 3 - 2 | Unused | R/O | |
| 1 | Change of OOF Condition Interrupt Status | RUR | <p>Change of OOF Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of OOF Condition” Interrupt (per the Secondary Frame Synchronizer block) has occurred since the last read of this register.</p> <p>0 – Indicates that the “Change of OOF Condition” Interrupt (per the Secondary Frame Synchronizer block) has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change of OOF Condition” Interrupt (per the Secondary Frame Synchronizer block) has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current state of “LOS” (per the Secondary Frame Synchronizer” block) by reading out the state of Bit 4 (Secondary Frame Synchronizer – OOF Defect Declared) within the Receive DS3/E3 Status Register – Secondary Frame Synchronizer block” register (Address Location= 0xN3F1).</i></p> |
| 0 | Unused | R/O | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS


1.13 RECEIVE STS-3C POH PROCESSOR BLOCK

The register map for the Receive STS-3c POH Processor Block is presented in the Table below. Additionally, a detailed description of each of the “Receive STS-3c POH Processor” block registers is presented below.

In order to provide some orientation for the reader, an illustration of the Functional Block Diagram for the XRT94L33, with the “Receive STS-3c POH Processor Block “highlighted” is presented below in

Figure 14.

Figure 14: Illustration of the Functional Block Diagram of the XRT94L33, with the Receive STS-3c POH Processor Block “High-lighted”.



1.13.1 RECEIVE STS-3c POH PROCESSOR BLOCK REGISTER

Table 706: Receive STS-3c POH Processor Block - Register Address Map

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x00 – 0x81 | 0x1000 – 0x1181 | Reserved | 0x00 |
| 0x82 | 0x1182 | Receive STS-3c Path – Control Register – Byte 1 | 0x00 |
| 0x83 | 0x1183 | Receive STS-3c Path – Control Register – Byte 0 | 0x00 |
| 0x84, 0x85 | 0x1184, 0x1185 | Reserved | 0x00 |
| 0x86 | 0x1186 | Receive STS-3c Path – Status Register – Byte 1 | 0x00 |
| 0x87 | 0x1187 | Receive STS-3c Path – Status Register – Byte 0 | 0x00 |
| 0x88 | 0x1188 | Reserved | 0x00 |
| 0x89 | 0x1189 | Receive STS-3c Path – Interrupt Status Register – Byte 2 | 0x00 |
| 0x8A | 0x118A | Receive STS-3c Path – Interrupt Status Register – Byte 1 | 0x00 |
| 0x8B | 0x118B | Receive STS-3c Path – Interrupt Status Register – Byte 0 | 0x00 |
| 0x8C | 0x118C | Reserved | 0x00 |
| 0x8D | 0x118D | Receive STS-3c Path – Interrupt Enable Register – Byte 2 | 0x00 |
| 0x8E | 0x118E | Receive STS-3c Path – Interrupt Enable Register – Byte 1 | 0x00 |
| 0x8F | 0x118F | Receive STS-3c Path – Interrupt Enable Register – Byte 0 | 0x00 |
| 0x90 – 0x92 | 0x1190 – 0x1192 | Reserved | 0x00 |
| 0x93 | 0x1193 | Receive STS-3c Path – SONET Receive RDI-P Register | 0x00 |
| 0x94, 0x95 | 0x1194, 0x1195 | Reserved | 0x00 |
| 0x96 | 0x1196 | Receive STS-3c Path – Received Path Label Byte (C2) Register | 0x00 |
| 0x97 | 0x1197 | Receive STS-3c Path – Expected Path Label Byte (C2) Register | 0x00 |
| 0x98 | 0x1198 | Receive STS-3c Path – B3 Error Count Register – Byte 3 | 0x00 |
| 0x99 | 0x1199 | Receive STS-3c Path – B3 Error Count Register – Byte 2 | 0x00 |
| 0x9A | 0x119A | Receive STS-3c Path – B3 Error Count Register – Byte 1 | 0x00 |
| 0x9B | 0x119B | Receive STS-3c Path – B3 Error Count Register – Byte 0 | 0x00 |
| 0x9C | 0x119C | Receive STS-3c Path – REI-P Error Count Register – Byte 3 | 0x00 |
| 0x9D | 0x119D | Receive STS-3c Path – REI-P Error Count Register – Byte 2 | 0x00 |
| 0x9E | 0x119E | Receive STS-3c Path – REI-P Error Count Register – Byte 1 | 0x00 |
| 0x9F | 0x119F | Receive STS-3c Path – REI-P Error Count Register – Byte 0 | 0x00 |
| 0xA0 – 0xA2 | 0x11A0 – 0x11A2 | Reserved | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|---|----------------|
| | 0x11A2 | | |
| 0xA3 | 0x11A3 | Receive STS-3c Path – Receive J1 Byte Control Register | 0x00 |
| 0xA4, 0xA5 | 0x11A4, 0x11A5 | Reserved | 0x00 |
| 0xA6 | 0x11A6 | Receive STS-3c Path – Pointer Value Register – Byte 1 | 0x00 |
| 0xA7 | 0x11A7 | Receive STS-3c Path – Pointer Value Register – Byte 0 | 0x00 |
| 0xA8 – 0xAA | 0x11A8 – 0x11AA | Reserved | 0x00 |
| 0xAB | 0x11AB | Receive STS-3c Path – Loss of Pointer – Concatenation Status Register | 0x00 |
| 0xAC – 0xB2 | 0x11AC – 0x11B2 | Reserved | 0x00 |
| 0xB3 | 0x11B3 | Receive STS-3c Path – AIS - Concatenation Status Register | 0x00 |
| 0xB4 – 0xBA | 0x11B4 – 0x11BA | Reserved | 0x00 |
| 0xBB | 0x11BB | Receive STS-3c Path – AUTO AIS Control Register | 0x00 |
| 0xBC – 0xBE | 0x11BC – 0x11BE | Reserved | 0x00 |
| 0xBF | 0x11BF | Receive STS-3c Path – Serial Port Control Register | 0x00 |
| 0xC0 – 0xC2 | 0x11C0 – 0x11C2 | Reserved | 0x00 |
| 0xC3 | 0x11C3 | Receive STS-3c Path – SONET Receive Auto Alarm Register – Byte 0 | 0x00 |
| 0xC4 – 0xD2 | 0x11C4 – 0x11D2 | Reserved | 0x00 |
| 0xD3 | 0x11D3 | Receive STS-3c Path – Receive J1 Byte Capture Register | 0x00 |
| 0xD4 – 0xD6 | 0x11D4 – 0x11D6 | Reserved | 0x00 |
| 0xD7 | 0x11D7 | Receive STS-3c Path – Receive B3 Byte Capture Register | 0x00 |
| 0xD8 – 0xDA | 0x11D8 – 0x11DA | Reserved | 0x00 |
| 0xDB | 0x11DB | Receive STS-3c Path – Receive C2 Byte Capture Register | 0x00 |
| 0xDC – 0xDE | 0x11DC – 0x11DE | Reserved | 0x00 |
| 0xDF | 0x11DF | Receive STS-3c Path – Receive G1 Byte Capture Register | 0x00 |
| 0xE0 – 0xE2 | 0x11E0 – 0x11E2 | Reserved | 0x00 |
| 0xE3 | 0x11E3 | Receive STS-3c Path – Receive F2 Byte Capture Register | 0x00 |
| 0xE4 – 0xE6 | 0x11E4 – 0x11E6 | Reserved | 0x00 |
| 0xE7 | 0x11E7 | Receive STS-3c Path – Receive H4 Byte Capture Register | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|---|----------------|
| 0xE8 – 0xEA | 0x11E8 – 0x11EA | Reserved | 0x00 |
| 0xEB | 0x11EB | Receive STS-3c Path – Receive Z3 Byte Capture Register | 0x00 |
| 0xEC – 0xEE | 0x11EC – 0x11EE | Reserved | 0x00 |
| 0xEF | 0x11EF | Receive STS-3c Path – Receive Z4 (K3) Byte Capture Register | 0x00 |
| 0xF0 – 0xF2 | 0x11F0 – 0x11F2 | Reserved | 0x00 |
| 0xF3 | 0x11F3 | Receive STS-3c Path – Receive Z5 Byte Capture Register | 0x00 |
| 0xF4 – 0xFF | 0x11F4 – 0x11FF | Reserved | |

1.13.2 RECEIVE STS-3c POH PROCESSOR BLOCK REGISTER DESCRIPTION

Table 707: Receive STS-3c Path – Control Register – Byte 0 (Address Location= 0x1183)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------------|------------|------------------|---------------|
| Unused | | | | Check Stuff | RDI-P Type | REI-P Error Type | B3 Error Type |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------|------|--|
| 7 – 4 | Unused | R/O | |
| 3 | Check Stuff | R/W | <p>Check (Pointer Adjustment) Stuff Select:</p> <p>This READ/WRITE bit-field permits the user to enable/disable the SONET standard recommendation that a pointer increment or decrement operation, detected within 3 SONET frames of a previous pointer adjustment operation (e.g., negative stuff, positive stuff) is ignored.</p> <p>0 – Disables this SONET standard implementation. In this mode, all pointer-adjustment operations that are detected will be accepted.</p> <p>1 – Enables this “SONET standard” implementation. In this mode, all pointer-adjustment operations that are detected within 3 SONET frame periods of a previous pointer-adjustment operation, will be ignored.</p> |
| 2 | RDI-P Type | R/W | <p>Path – Remote Defect Indicator Type Select:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-3c POH Processor block to support either the “Single-Bit” or the “Enhanced” RDI-P, as described below.</p> <p>0 – Configures the Receive STS-3c POH Processor block to support the Single-Bit RDI-P. In this mode, the Receive STS-3c POH Processor block will only monitor Bit 5, within the G1 byte (of incoming SPE data), in order to declare and clear the RDI-P indicator.</p> <p>1 – Configures the Receive STS-3c POH Processor block to support the Enhanced RDI-P (ERDI-P). In this mode, the Receive STS-3c POH Processor block will monitor bits 5, 6 and 7, within the G1 byte, in order to declare and clear the RDI-P indicator.</p> |
| 1 | REI-P Error Type | R/W | <p>REI-P Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Receive Path REI-P Error Count” register is incremented.</p> <p>0 – Configures the Receive STS-3c POH Processor block to count REI-P Bit Errors.</p> <p>In this case, the “Receive Path REI-P Error Count” register will be incremented by the value of the lower nibble within the G1 byte.</p> <p>1 – Configures the Receive STS-3c POH Processor block to count REI-P Frame Errors.</p> <p>In this case, the “Receive Path REI-P Error Count” register will be incremented by a single count each time the Receive STS-3c POH Processor block receives a G1 byte, in which bits 1 through 4 are set to a “non-zero” value.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---------------|-----|--|
| 0 | B3 Error Type | R/W | <p>B3 Error Type:</p> <p>This READ/WRITE bit-field permits the user to specify how the “Receive Path B3 Error Count” register is incremented.</p> <p>0 – Configures the Receive STS-3c POH Processor block to count B3 bit errors. In this case, the “Receive Path B3 Error Count” register will be incremented by the number of bits, within the B3 value, that is in error.</p> <p>1 – Configures the Receive STS-3c POH Processor block to count B3 frame errors. In this case, the “Receive Path B3 Error Count” register will be incremented by the number of erred STS-3c frames.</p> |
|---|---------------|-----|--|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 708: Receive STS-3c Path – Control Register – Byte 0 (Address Location= 0x1186)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|-------|-----------------------|
| Unused | | | | | | | J1 Unstable Indicator |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|---|
| 7 – 1 | Unused | R/O | |
| 0 | J1 Unstable Indicator | R/O | <p>J1 – Path Trace Unstable Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3c POH Processor block is currently declaring the Path Trace Unstable condition. The Receive STS-3c POH Processor block will declare a J1 (Path Trace) Unstable condition, whenever the “J1 Unstable” counter reaches the value “8”. The “J0 Unstable” counter will be incremented for each time that it receives a J1 message that differs from the previously received message. The “J1 Unstable” counter is cleared to “0” whenever the Receive STS-3c POH Processor block has received a given J1 Message 3 (or 5) consecutive times.</p> <p>Note: Receiving a given J1 Message 3 (or 5) consecutive times also sets this bit-field to “0”.</p> <p>0 – Path Trace Instability condition is NOT declared. 1 – Path Trace Instability condition is currently declared.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 709: Receive STS-3c Path – SONET Receive POH Status – Byte 0 (Address Location= 0x1187)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|----------------------------|------------------------|-----------------------|-----------------------|--------------------------|-----------------------|-----------------------|
| TIM-P Defect Declared | C2 Byte Unstable Condition | UNEQ-P Defect Declared | PLM-P Defect Declared | RDI-P Defect Declared | RDI-P Unstable Condition | LOP-P Defect Declared | AIS-P Defect Declared |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------|------|--|
| 7 | TIM-P Defect Declared | R/O | <p>Trace Identification Mismatch (TIM-P) Defect Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3c POH Processor block is currently declaring the “Trace Identification Mismatch” (TIM-P) condition.</p> <p>The Receive STS-3c POH Processor block will declare the “TIM-P” condition, when none of the received 64 byte string (received via the J1 byte) matches the expected 64 byte message.</p> <p>The Receive STS-3c POH Processor block will clear the “TIM-P” condition, when 80% of the received 64 byte string (received via the J1 byte) matches the expected 64 byte message.</p> <p>0 – Indicates that the Receive STS-3c POH Processor block is NOT currently declaring the TIM-P condition.</p> <p>1 – Indicates that the Receive STS-3c POH Processor block is currently declaring the TIM-P condition.</p> |
| 6 | C2 Byte Unstable Condition | R/O | <p>C2 Byte (Path Signal Label Byte) Unstable Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3c POH Processor block is currently declaring the “Path Signal Label Byte” Unstable condition.</p> <p>The Receive STS-3c POH Processor block will declare a C2 (Path Signal Label Byte) Unstable condition, whenever the “C2 Unstable” counter reaches the value “5”. The “C2 Unstable” counter will be incremented for each time that it receives an STS-3c SPE with a C2 byte value that differs from the previously received C2 byte value. The “C2 Unstable” counter is cleared to “0” whenever the Receive STS-3c POH Processor block has received 3 (or 5) consecutive SPEs of the same C2 byte value.</p> <p>Note: Receiving a given C2 byte value in 3 (or 5) consecutive SPEs also sets this bit-field to “0”.</p> <p>0 – C2 (Path Signal Label Byte) Unstable condition is NOT declared.</p> <p>1 – C2 (Path Signal Label Byte) Unstable condition is currently declared.</p> |
| 5 | UNEQ-P | R/O | <p>Path – Unequipped Indicator (UNEQ-P):</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3c POH Processor block is currently declaring the UNEQ-P condition.</p> <p>The Receive STS-3c POH Processor block will declare a UNEQ-P condition, if it receives at least five (5) consecutive STS-3c frames, in which the C2 byte was set to 0x00 (which indicates that the SPE is “Unequipped”).</p> <p>The Receive STS-3c POH Processor block will clear the UNEQ-P condition, if it receives at least five (5) consecutive STS-3c frames, in which the C2 byte was set to a value other than 0x00.</p> <p>0 – Indicates that the Receive STS-3c POH Processor block is NOT declaring</p> |

| | | | |
|---|-----------------------|-----|--|
| | | | <p>the UNEQ-P condition.</p> <p>1 – Indicates that the Receive STS-3c POH Processor block is currently declaring the UNEQ-P condition.</p> <p>Note:</p> <ol style="list-style-type: none"> The Receive STS-3c POH Processor block will not declare the UNEQ-P condition if it configured to expect to receive SONET frames with C2 bytes being set to "0x00" (e.g., if the "Receive STS-3c Path – Expected Path Label Value" Register is set to "0x00". The Address Locations of the "Receive STS-3c Path – Expected Path Label Value" Register is 0x1197 |
| 4 | PLM-P Defect Declared | R/O | <p>Path Payload Mismatch Indicator (PLM-P):</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3c POH Processor block is currently declaring the PLM-P condition.</p> <p>The Receive STS-3c POH Processor block will declare an PLM-P condition, if it receives at least five (5) consecutive STS-3c frames, in which the C2 byte was set to a value other than that which it is expecting to receive.</p> <p>Whenever the Receive STS-3c POH Processor block is determine whether or not it should declare the PLM-P defect, it checks the contents of the following two registers.</p> <ul style="list-style-type: none"> The "Receive STS-3c Path – Received Path Label Value" Register The "Receive STS-3c Path – Expected Path Label Value" Register <p>The "Receive STS-3c Path – Expected Path Label Value" Register contains the value of the C2 bytes, that the Receive STS-3c POH Processor blocks expects to receive.</p> <p>The "Receive STS-3c Path – Received Path Label Value" Register contains the value of the C2 byte, that the Receive STS-3c POH Processor block has most received "validated" (by receiving this same C2 byte in five consecutive SONET frames).</p> <p>The Receive STS-3c POH Processor block will declare the PLM-P defect, if the contents of these two register do not match. The Receive STS-3c POH Processor block will clear the PLM-P condition if whenever the contents of these two registers do match.</p> <p>0 – PLM-P defect is currently not being declared.</p> <p>1 – PLM-P defect is currently being declared.</p> <p>Note:</p> <ol style="list-style-type: none"> The Receive STS-3c POH Processor block will clear the PLM-P defect, upon detecting the UNEQ-P condition. The Address Location of the "Receive STS-3c Path – Received Path Label Value" Register is 0x1196 The Address Location of the Receive STS-3c Path – Expected Path Label Value" Register is 0x1196 |
| 3 | RDI-P | R/O | <p>Path Remote Defect Indicator (RDI-P):</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3c POH Processor block is currently declaring the RDI-P condition.</p> <p>If the Receive STS-3c POH Processor block is configured to support the "Single-bit RDI-P" function, then it will declare an RDI-P condition if Bit 5 (within the G1 byte of the incoming STS-3c frame) is set to "1" for "RDI-P_THRD" number of consecutive STS-3c frames.</p> <p>If the Receive STS-3c POH Processor block is configured to support the Enhanced RDI-P" (ERDI-P) function, then it will declare an RDI-P condition if</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|-----------------------|-----|---|
| | | | <p>Bits 5, 6 and 7 (within the G1 byte of the incoming STS-3c frame) are set to [0, 1, 0], [1, 0, 1] or [1, 1, 0] for “RDI-P_THRD” number of consecutive STS-3c frames.</p> <p>0 – Indicates that the Receive STS-3c POH Processor block is NOT declaring an RDI-P condition.</p> <p>1 – Indicates that the Receive STS-3c POH Processor block is currently declaring an RDI-P condition.</p> <p>Note:</p> <ol style="list-style-type: none"> The user can specify the value for “RDI-P_THRD” by writing the appropriate data into Bits 3 through 0 (RDI-P THRD) within the “Receive STS-3c Path – SONET Receive RDI-P Register. The Address Location of the “Receive STS-3c Path – SONET Receive RDI-P Registers is 0x1193 |
| 2 | RDI-P Unstable | R/O | <p>RDI-P (Path – Remote Defect Indicator) Unstable:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3c POH Processor block is currently declaring the “RDI-P Unstable” condition. The Receive STS-3c POH Processor block will declare a “RDI-P Unstable” condition whenever the “RDI-P Unstable Counter” reaches the value “RDI-P THRD”. The “RDI-P Unstable” counter is incremented for each time that the Receive STS-3c POH Processor block receives an RDI-P value that differs from that of the previous STS-3c frame. The “RDI-P Unstable” counter is cleared to “0” whenever the same RDI-P value is received in “RDI-P_THRD” consecutive STS-3c frames.</p> <p>Note: Receiving a given RDI-P value, in “RDI-P_THRD” consecutive STS-3c frames also clears this bit-field to “0”.</p> <p>0 – RDI-P Unstable condition is NOT declared.</p> <p>1 – RDI-P Unstable condition is currently declared.</p> <p>Note:</p> <ol style="list-style-type: none"> The user can specify the value for “RDI-P_THRD” by writing the appropriate data into Bits 3 through 0 (RDI-P THRD) within the “Receive STS-3c Path – SONET Receive RDI-P Register. The Address Location of the Receive STS-3c Path – SONET Receive RDI-P Registers is 0x1193 |
| 1 | LOP-P Defect Declared | R/O | <p>Loss of Pointer Indicator (LOP-P):</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3c POH Processor block is currently declaring the LOP-P (Loss of Pointer) condition.</p> <p>The Receive STS-3c POH Processor block will declare the LOP-P condition, if it cannot detect a valid pointer (H1 and H2 bytes, within the TOH) within 8 to 10 consecutive SONET frames. Further, the Receive STS-3c POH Processor block will declare the LOP-P condition, if it detects 8 to 10 consecutive NDF events.</p> <p>The Receive STS-3c POH Processor block will clear the LOP-P condition, whenever the Receive STS-3c POH Processor detects valid pointer bytes (e.g., the H1 and H2 bytes, within the TOH) and normal NDF value for three consecutive SONET frames.</p> <p>0 – Indicates that the Receive STS-3c POH Processor block is NOT declaring the LOP-P condition.</p> <p>1 – Indicates that the Receive STS-3c POH Processor block is currently declaring the LOP-P condition.</p> |
| 0 | AIS-P | R/O | <p>Path AIS (AIS-P) Indicator:</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3c POH</p> |

| | | |
|--|--|---|
| | | <p>Processor block is currently declaring an AIS-P condition. The Receive STS-3c POH Processor block will declare an AIS-P if it detects all of the following conditions for three consecutive STS-3c frames.</p> <ul style="list-style-type: none"> a. The H1, H2 and H3 bytes are set to an “All Ones” pattern. b. The entire SPE is set to an “All Ones” pattern. <p>The Receive STS-3c POH Processor block will clear the AIS-P indicator when it detects a valid STS-3c pointer (H1 and H2 bytes) and a “set” or “normal” NDF for three consecutive STS-3c frames.</p> <p>0 – Indicates that the Receive STS-3c POH Processor block is NOT currently declaring the AIS-P defect.</p> <p>1 – Indicates that the Receive STS-3c POH Processor block is currently declaring the AIS-P defect.</p> <p>Note: <i>The Receive STS-3c POH Processor block will NOT declare the LOP-P condition if it detects an “All Ones” pattern in the H1, H2 and H3 bytes. It will, instead, declare the AIS-P condition.</i></p> |
|--|--|---|

Table 710: Receive STS-3c Path – SONET Receive Path Interrupt Status – Byte 2 (Address Location= 0x1189)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|--|--|---|--|------------------------------|--|--|
| Unused | Change in AIS-C Condition Interrupt Status | Change in LOP-C Condition Interrupt Status | Detection of AIS Pointer Interrupt Status | Detection of Pointer Change Interrupt Status | POH Capture Interrupt Status | Change in TIM-P Condition Interrupt Status | Change in J1 Unstable Condition Interrupt Status |
| R/O | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 | Unused | R/O | |
| 6 | Change in AIS-C Condition Interrupt Status | RUR | <p>Change in AIS-C (AIS Concatenation) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field permits indicates whether or not the “Change in AIS-C Condition” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then an interrupt will be generated in response to either of the following events.</p> <ol style="list-style-type: none"> Whenever the Receive STS-3c POH Processor block declares an AIS-C condition with one of the STS-1 signals; within the incoming STS-3c signal. Whenever the Receive STS-3c POH Processor block clears the AIS-C condition with one of the STS-1 signals; within the incoming STS-3c signal. <p>0 – Indicates that the “Change in AIS-C Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in AIS-C Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: The user can determine the current state of AIS-C by reading out the contents of the “Receive STS-3c Path – AIS-C Status” Register (Address Locations: 0x11B3).</p> |
| 5 | Change in LOP-C Condition Interrupt Status | RUR | <p>Change in LOP-C (Loss of Pointer - Concatenation) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field permits indicates whether or not the “Change in LOP-C Condition” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then an interrupt will be generated in response to either of the following events.</p> <ol style="list-style-type: none"> Whenever the Receive STS-3c POH Processor block declares an LOP-C condition with one of the STS-1 signals; within the incoming STS-3c signal. Whenever the Receive STS-3c POH Processor block clears the LOP-C condition with one of the STS-1 signals; within the incoming STS-3c signal. <p>0 – Indicates that the “Change in LOP-C Condition” Interrupt has NOT occurred since the last read of this register.</p> |

| | | | |
|---|--|-----|---|
| | | | <p>1 – Indicates that the “Change in LOP-C Condition” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can determine the current state of AIS-C by reading out the contents of the “Receive STS-3c Path – LOP-C Status” Register (Address Locations: 0x11AB).</i></p> |
| 4 | Detection of AIS Pointer Interrupt Status | RUR | <p>Detection of AIS Pointer Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of AIS Pointer” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate this interrupt anytime it detects an “AIS Pointer” in the incoming STS-3c data stream.</p> <p>Note: <i>An “AIS Pointer” is defined as a condition in which both the H1 and H2 bytes (within the TOH) are each set to an “All Ones” pattern.</i></p> <p>0 – Indicates that the “Detection of AIS Pointer” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of AIS Pointer” interrupt has occurred since the last read of this register.</p> |
| 3 | Detection of Pointer Change Interrupt Status | RUR | <p>Detection of Pointer Change Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of Pointer Change” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt anytime it accepts a new pointer value (e.g., H1 and H2 bytes, in the TOH bytes).</p> <p>0 – Indicates that the “Detection of Pointer Change” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of Pointer Change” Interrupt has occurred since the last read of this register.</p> |
| 2 | POH Capture Interrupt Status | RUR | <p>Path Overhead Data Capture Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “POH Capture” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt once the Z5 byte (e.g., the last POH byte) has been loaded into the POH Capture Buffer. The contents of the POH Capture Buffer will remain intact for one SONET frame period. Afterwards, the POH data, for the next SPE will be loaded into the “POH Capture” buffer.</p> <p>0 – Indicates that the “POH Capture” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “POH Capture” Interrupt has occurred since the last read of this register.</p> <p>Note: <i>The user can obtain the contents of the POH, within the most recently received SPE by reading out the contents of address locations “0xN0D3” through “0xN0F3”.</i></p> |
| 1 | Change in TIM-P Condition Interrupt Status | RUR | <p>Change in TIM-P (Trace Identification Mismatch) Condition Interrupt.</p> |

| | | | |
|---|--|-----|---|
| | | | <p>This RESET-upon-READ bit-field indicates whether or not the “Change in TIM-P” Condition interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • If the TIM-P condition is declared. • If the TIM-P condition is cleared. <p>0 – Indicates that the “Change in TIM-P Condition” Interrupt has not occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in TIM-P Condition” Interrupt has occurred since the last read of this register.</p> |
| 0 | Change in J1 Unstable Condition Interrupt Status | RUR | <p>Change in “J1 (Trace Identification Message) Unstable Condition” Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in J1 Unstable Condition” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-3c POH Processor block declare the “J1 Unstable” Condition. • When the Receive STS-3c POH Processor block clears the “J1 Unstable” condition. <p>0 – Indicates that the “Change in J1 Unstable Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in J1 Unstable Condition” Interrupt has occurred since the last read of this register.</p> |

Table 711: Receive STS-3c Path – SONET Receive Path Interrupt Status – Byte 1 (Address Location= 0x118A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------------|---|---|--|------------------------------|---|---|----------------------------------|
| New J1 Message Interrupt Status | Detection of REI-P Event Interrupt Status | Change in UNEQ-P Condition Interrupt Status | Change in PLM-P Condition Interrupt Status | New C2 Byte Interrupt Status | Change in C2 Byte Unstable Condition Interrupt Status | Change in RDI-P Unstable Condition Interrupt Status | New RDI-P Value Interrupt Status |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | NEW J1 Message Interrupt Status | RUR | <p>New J1 (Trace Identification) Message Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “New J1 Message” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt anytime it has accepted (or validated) and new J1 (Trace Identification) Message.</p> <p>0 – Indicates that the “New J1 Message” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “New J1 Message” Interrupt has occurred since the last read of this register.</p> |
| 6 | Detection of REI-P Event Interrupt Status | RUR | <p>Detection of REI-P Event Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of REI-P Event” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt anytime it detects an REI-P condition in the coming STS-3c data-stream.</p> <p>0 – Indicates that the “Detection of REI-P Event” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of REI-P Event” Interrupt has occurred since the last read of this register.</p> |
| 5 | Change in UNEQ-P Condition Interrupt Status | RUR | <p>Change in UNEQ-P (Path – Unequipped) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in UNEQ-P Condition” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-3c POH Processor block declares the UNEQ-P Condition. • When the Receive STS-3c POH Processor block clears the UNEQ-P Condition. <p>0 – Indicates that the “Change in UNEQ-P Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in UNEQ-P Condition” Interrupt has occurred since the last read of this register.</p> <p>Note:</p> |

| | | | |
|---|---|-----|--|
| | | | <p>1. The user can determine the current state of UNEQ-P by reading out the state of Bit 5 (UNEQ-P Defect Declared) within the “Receive STS-3c Path – SONET Receive POH Status – Byte 0” Register.</p> <p>2. The Address Location of the Receive STS-3c Path – SONET Receive POH Status – Byte 0” Registers is 0x1187</p> |
| 4 | Change in PLM-P Condition Interrupt Status | RUR | <p>Change in PLM-P (Path – Payload Mismatch) Condition Interrupt Status:</p> <p>This RESET-upon-READ bit indicates whether or not the “Change in PLM-P Condition” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-3c POH Processor block declares the “PLM-P” Condition. • When the Receive STS-3c POH Processor block clears the “PLM-P” Condition. <p>0 – Indicates that the “Change in PLM-P Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in PLM-P Condition” Interrupt has occurred since the last read of this register.</p> |
| 3 | New C2 Byte Interrupt Status | RUR | <p>New C2 Byte Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “New C2 Byte” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt anytime it has accepted a new C2 byte.</p> <p>0 – Indicates that the “New C2 Byte” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “New C2 Byte” Interrupt has occurred since the last read of this register.</p> |
| 2 | Change in C2 Byte Unstable Condition Interrupt Status | RUR | <p>Change in C2 Byte Unstable Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in C2 Byte Unstable Condition” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-3c POH Processor block declares the “C2 Byte Unstable” condition. • When the Receive STS-3c POH Processor block clears the “C2 Byte Unstable” condition. <p>0 – Indicates that the “Change in C2 Byte Unstable Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in C2 Byte Unstable Condition” Interrupt has occurred since the last read of this register.</p> <p>Note:</p> <p>1. The user can determine the current state of “C2 Byte Unstable Condition” by reading out the state of Bit 6 (C2 Byte Unstable Condition) within the “Receive STS-3c Path – SONET Receive POH Status – Byte 0” Register.</p> <p>2. The Address Location of the Receive STS-3c Path – SONET Receive POH Status – Byte 0” Register is 0x1187</p> |

| | | | |
|----------|--|------------|--|
| <p>1</p> | <p>Change in RDI-P Unstable Condition Interrupt Status</p> | <p>RUR</p> | <p>Change in RDI-P Unstable Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in RDI-P Unstable Condition” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-3c POH Processor block declares an “RDI-P Unstable” condition. • When the Receive STS-3c POH Processor block clears the “RDI-P Unstable” condition. <p>0 – Indicates that the “Change in RDI-P Unstable Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in RDI-P Unstable Condition” Interrupt has occurred since the last read of this register.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. The user can determine the current state of “RDI-P Unstable” by reading out the state of Bit 2 (RDI-P Unstable Condition) within the “Receive STS-3c Path – SONET Receive POH Status – Byte 0” Register. 2. The Address Location of the Receive STS-3c Path – SONET Receive POH Status – Byte 0” Register is 0x1187 |
| <p>0</p> | <p>New RDI-P Value Interrupt Status</p> | <p>RUR</p> | <p>New RDI-P Value Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “New RDI-P Value” interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate this interrupt anytime it receives and “validates” a new RDI-P value.</p> <p>0 – Indicates that the “New RDI-P Value” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “New RDI-P Value” Interrupt has occurred since the last read of this register.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. The user can obtain the “New RDI-P Value” by reading out the contents of the “RDI-P ACCEPT[2:0]” bit-fields. These bit-fields are located in Bits 6 through 4, within the “Receive STS-3c Path – SONET Receive RDI-P Register”. 2. The Address Location of the Receive STS-3c Path – SONET Receive POH Status – Byte 0” Register is 0x1193 |

Table 712: Receive STS-3c Path – SONET Receive Path Interrupt Status – Byte 0 (Address Location=0x118B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|---|---|---|---|---|--|--|
| Detection of B3 Byte Error Interrupt Status | Detection of New Pointer Interrupt Status | Detection of Unknown Pointer Interrupt Status | Detection of Pointer Decrement Interrupt Status | Detection of Pointer Increment Interrupt Status | Detection of NDF Pointer Interrupt Status | Change of LOP-P Condition Interrupt Status | Change of AIS-P Condition Interrupt Status |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | Detection of B3 Byte Error Interrupt Status | RUR | <p>Detection of B3 Byte Error Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of B3 Byte Error” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt anytime it detects a B3 byte error in the incoming STS-3c data stream.</p> <p>0 – Indicates that the “Detection of B3 Byte Error” Interrupt has NOT occurred since the last read of this interrupt.</p> <p>1 – Indicates that the “Detection of B3 Byte Error” Interrupt has occurred since the last read of this interrupt.</p> |
| 6 | Detection of New Pointer Interrupt Status | RUR | <p>Detection of New Pointer Interrupt Status:</p> <p>This RESET-upon-READ indicates whether the “Detection of New Pointer” interrupt has occurred since the last read of this register.</p> <p>If the user enables this interrupt, then the Receive STS-3c POH Processor block will generate an interrupt anytime it detects a new pointer value in the incoming STS-3c frame.</p> <p>Note: <i>Pointer Adjustments with NDF will not generate this interrupt.</i></p> <p>0 – Indicates that the “Detection of New Pointer” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of New Pointer” Interrupt has occurred since the last read of this register.</p> |
| 5 | Detection of Unknown Pointer Interrupt Status | RUR | <p>Detection of Unknown Pointer Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of Unknown Pointer” interrupt has occurred since the last read of this register.</p> <p>If the user enables this interrupt, then the Receive STS-3c POH Processor block will generate an interrupt anytime that it detects a “pointer” that does not fit into any of the following categories.</p> <ul style="list-style-type: none"> • An Increment Pointer • A Decrement Pointer • An NDF Pointer • An AIS (e.g., All Ones) Pointer • New Pointer <p>0 – Indicates that the “Detection of Unknown Pointer” interrupt has NOT</p> |

| | | | |
|---|---|-----|---|
| | | | <p>occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of Unknown Pointer” interrupt has occurred since the last read of this register.</p> |
| 4 | Detection of Pointer Decrement Interrupt Status | RUR | <p>Detection of Pointer Decrement Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of Pointer Decrement” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt anytime it detects a “Pointer Decrement” event.</p> <p>0 – Indicates that the “Detection of Pointer Decrement” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of Pointer Decrement” interrupt has occurred since the last read of this register.</p> |
| 3 | Detection of Pointer Increment Interrupt Status | RUR | <p>Detection of Pointer Increment Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of Pointer Increment” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt anytime it detects a “Pointer Increment” event.</p> <p>0 – Indicates that the “Detection of Pointer Increment” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of Pointer Increment” interrupt has occurred since the last read of this register.</p> |
| 2 | Detection of NDF Pointer Interrupt Status | RUR | <p>Detection of NDF Pointer Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Detection of NDF Pointer” interrupt has occurred since the last read of this register. If the user enables this interrupt, then the Receive STS-3c POH Processor block will generate an interrupt anytime it detects an NDF Pointer event.</p> <p>0 – Indicates that the “Detection of NDF Pointer” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Detection of NDF Pointer” interrupt has occurred since the last read of this register.</p> |
| 1 | Change of LOP-P Condition Interrupt Status | RUR | <p>Change of LOP-P Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change in LOP-P Condition” interrupt has occurred since the last read of this register.</p> <p>If the user enables this interrupt, then the Receive STS-3c POH Processor block will generate an interrupt in response to either of the following events.</p> <ol style="list-style-type: none"> a. When the Receive STS-3c POH Processor block declares the “Loss of Pointer” defect. b. When the Receive “STS-3c POH Processor” block clears the “Loss of Pointer” defect. <p>0 – Indicates that the “Change in LOP-P Condition” interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change in LOP-P Condition” interrupt has occurred since the last read of this register.</p> |

| | | | |
|---|--|-----|---|
| | | | <p>Note:</p> <ol style="list-style-type: none"> 1. The user can determine the current state of LOP-P by reading out the state of Bit 1 (LOP-P Defect Declared) within the “Receive STS-3c Path – SONET Receive POH Status – Byte 0” Register. 2. The Address Location of the “Receive STS-3c Path – SONET Receive POH Status – Byte 0” Register is 0x1187 |
| 0 | Change of AIS-P Condition Interrupt Status | RUR | <p>Change of AIS-P Condition Interrupt Status:</p> <p>This RESET-upon-READ bit-field indicates whether or not the “Change of AIS-P Condition” Interrupt has occurred since the last read of this register.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-3c POH Processor block declares an AIS-P condition. • When the Receive STS-3c POH Processor block clears the AIS-P condition. <p>0 – Indicates that the “Change of AIS-P Condition” Interrupt has NOT occurred since the last read of this register.</p> <p>1 – Indicates that the “Change of AIS-P Condition” Interrupt has occurred since the last read of this register.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. The user can determine the current state of AIS-P by reading out the state of Bit 0 (AIS-P Defect Declared) within the “Receive STS-3c Path – SONET Receive POH Status – Byte 0” Register. 2. The Address Location of the Receive STS-3c Path – SONET Receive POH Status – Byte 0” Registers is 0x1187 |

Table 713: Receive STS-3c Path – SONET Receive Path Interrupt Enable – Byte 2 (Address Location= 0x118D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------------|--|--|---|--|------------------------------|--|--|
| New K3 Byte Interrupt Enable | Change in AIS-C Condition Interrupt Enable | Change in LOP-C Condition Interrupt Enable | Detection of AIS Pointer Interrupt Enable | Detection of Pointer Change Interrupt Enable | POH Capture Interrupt Enable | Change in TIM-P Condition Interrupt Enable | Change in J1 Unstable Condition Interrupt Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 | New K3 Byte Interrupt Enable | R/W | <p>New K3 Byte Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “New K3 Byte” Interrupt.</p> <p>If this interrupt is enabled, then the Receive SONET POH Processor block will generate an interrupt anytime it has accepted (or validated) and new K3 Byte.</p> <p>0 – Disables the “New K3 Byte” Interrupt. 1 – Enables the “New K3 Byte” Interrupt.</p> |
| 6 | Change in AIS-C Condition Interrupt Enable | R/W | <p>Change in AIS-C (AIS Concatenation) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in AIS-C Condition” Interrupt.</p> <p>If this interrupt is enabled, then an interrupt will generated in response to either of the following events.</p> <ol style="list-style-type: none"> Whenever the Receive STS-3c POH Processor block declares an AIS-C condition with one of the STS-1 signals; within the incoming STS-3c signal. Whenever the Receive STS-3c POH Processor block clears the AIS-C condition with one of the STS-1 signals; within the incoming STS-3c signal. <p>0 – Disables the “Change in AIS-C Condition” Interrupt. 1 – Enables the “Change in AIS-C Condition” Interrupt</p> <p>Note:</p> <p><i>This bit-field is only valid if the XRT94L33 is receiving an STS-3 signal that contains one or more STS-3c signals.</i></p> <p><i>This bit-field is only valid for the following Address Locations: “0x118D” (for STS-3c)</i></p> |
| 5 | Change in LOP-C Condition Interrupt Enable | R/W | <p>Change in LOP-C (Loss of Pointer - Concatenation) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in LOP-C Condition” Interrupt.</p> <p>If this interrupt is enabled, then an interrupt will generated in response to either of the following events.</p> <ol style="list-style-type: none"> Whenever the Receive STS-3c POH Processor block declares an LOP-C condition with one of the STS-1 signals; |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--|-----|---|
| | | | <p>within the incoming STS-3c signal.</p> <p>b. Whenever the Receive STS-3c POH Processor block clears the LOP-C condition with one of the STS-1 signals; within the incoming STS-3c signal.</p> <p>0 – Disables the “Change in LOP-C Condition” Interrupt. 1 – Enables the “Change in LOP-C Condition” Interrupt</p> <p>Note: <i>This bit-field is only valid if the XRT94L33 is receiving an STS-3 signal that contains one or more STS-3c signals.</i> <i>This bit-field is only valid for the following Address Locations: “0x118D” (for STS-3c)</i></p> |
| 4 | Detection of AIS Pointer Interrupt Enable | R/W | <p>Detection of AIS Pointer Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of AIS Pointer” interrupt.</p> <p>If the user enables this interrupt, then the Receive STS-3c POH Processor block will generate an interrupt anytime it detects an “AIS Pointer”, in the incoming STS-3c data stream.</p> <p>Note: <i>An “AIS Pointer” is defined as a condition in which both the H1 and H2 bytes (within the TOH) are each set to an “All Ones” Pattern.</i></p> <p>0 – Disables the “Detection of AIS Pointer” Interrupt. 1 – Enables the “Detection of AIS Pointer” Interrupt.</p> |
| 3 | Detection of Pointer Change Interrupt Enable | R/W | <p>Detection of Pointer Change Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of Pointer Change” Interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt anytime it has accepted a new pointer value.</p> <p>0 – Disables the “Detection of Pointer Change” Interrupt. 1 – Enables the “Detection of Pointer Change” Interrupt.</p> |
| 2 | POH Capture Interrupt Enable | R/W | <p>Path Overhead Data Capture Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “POH Capture” Interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt once the Z5 byte (e.g., the last POH byte) has been loaded into the POH Capture Buffer. The contents of the POH Capture Buffer will remain intact for one SONET frame period. Afterwards, the POH data for the next SPE will be loaded into the “POH Capture” Buffer.</p> <p>0 – Disables the “POH Capture” Interrupt 1 – Enables the “POH Capture” Interrupt.</p> |
| 1 | Change in TIM-P Condition Interrupt Enable | R/W | <p>Change in TIM-P (Trace Identification Mismatch) Condition Interrupt:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in TIM-P Condition” interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt in response to either of the following</p> |

| | | | |
|---|--|-----|---|
| | | | <p>events.</p> <ul style="list-style-type: none"> • If the TIM-P condition is declared. • If the TIM-P condition is cleared. <p>0 – Disables the “Change in TIM-P Condition” Interrupt. 1 – Enables the “Change in TIM-P Condition” Interrupt.</p> |
| 0 | Change in J1 Unstable Condition Interrupt Enable | R/W | <p>Change in “J1 (Trace Identification Message) Unstable Condition” Interrupt Status:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in J1 (Trace Identification) Message Unstable Condition” Interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-3c POH Processor block declares the “J1 Unstable” Condition. • When the Receive STS-3c POH Processor block clears the “J1 Unstable” Condition. <p>0 – Disables the “Change in J1 Message Unstable Condition” interrupt. 1 – Enables the “Change in J1 Message Unstable Condition” interrupt.</p> |

Table 714: Receive STS-3c Path – SONET Receive Path Interrupt Enable – Byte 1 (Address Location= 0x118E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------------|---|---|--|------------------------------|---|---|----------------------------------|
| New J1 Message Interrupt Enable | Detection of REI-P Event Interrupt Enable | Change in UNEQ-P Condition Interrupt Enable | Change in PLM-P Condition Interrupt Enable | New C2 Byte Interrupt Enable | Change in C2 Byte Unstable Condition Interrupt Enable | Change in RDI-P Unstable Condition Interrupt Enable | New RDI-P Value Interrupt Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 | NEW J1 Message Interrupt Enable | R/W | <p>New J1 (Trace Identification) Message Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “New J1 Message” Interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt anytime it has accepted (or validated) and new J1 (Trace Identification) Message.</p> <p>0 – Disables the “New J1 Message” Interrupt. 1 – Enables the “New J1 Message” Interrupt.</p> |
| 6 | Detection of REI-P Event Interrupt Enable | R/W | <p>Detection of REI-P Event Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of REI-P Event” Interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt anytime it detects an REI-P condition in the coming STS-3c data-stream.</p> <p>0 – Disables the “Detection of REI-P Event” Interrupt. 1 – Enables the “Detection of REI-P Event” Interrupt.</p> |
| 5 | Change in UNEQ-P Condition Interrupt Enable | R/W | <p>Change in UNEQ-P (Path – Unequipped) Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in UNEQ-P Condition” interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-3c POH Processor block declares the UNEQ-P Condition. • When the Receive STS-3c POH Processor block clears the UNEQ-P Condition. <p>0 – Disables the “Change in UNEQ-P Condition” Interrupt. 1 – Enables the “Change in UNEQ-P Condition” Interrupt.</p> |
| 4 | Change in PLM-P Condition Interrupt Enable | R/W | <p>Change in PLM-P (Path – Payload Mismatch) Condition Interrupt Enable:</p> <p>This READ/WRITE bit permits the user to either enable or disable the “Change in PLM-P Condition” interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block</p> |

| | | | |
|---|---|-----|---|
| | | | <p>will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-3c POH Processor block declares the “PLM-P” Condition. • When the Receive STS-3c POH Processor block clears the “PLM-P” Condition. <p>0 – Disables the “Change in PLM-P Condition” Interrupt. 1 – Enables the “Change in PLM-P Condition” Interrupt.</p> |
| 3 | New C2 Byte Interrupt Enable | R/W | <p>New C2 Byte Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “New C2 Byte” Interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt anytime it has accepted a new C2 byte.</p> <p>0 – Disables the “New C2 Byte” Interrupt. 1 – Enables the “New C2 Byte” Interrupt.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. The user can obtain the value of this “New C2” byte by reading the contents of the “Receive STS-3c Path – Received Path Label Value” Register. 2. The Address Location of the Receive STS-3c Path – Received Path Label Value” Register is 0x1196 |
| 2 | Change in C2 Byte Unstable Condition Interrupt Enable | R/W | <p>Change in C2 Byte Unstable Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in C2 Byte Unstable Condition” Interrupt.</p> <p>If this interrupt is enabled , then the Receive STS-3c POH Processor block will generate an interrupt in response to either of the following events.</p> <ul style="list-style-type: none"> • When the Receive STS-3c POH Processor block declares the “C2 Byte Unstable” condition. • When the Receive STS-3c POH Processor block clears the “C2 Byte Unstable” condition. <p>0 – Disables the “Change in C2 Byte Unstable Condition” Interrupt. 1 – Enables the “Change in C2 Byte Unstable Condition” Interrupt.</p> |
| 1 | Change in RDI-P Unstable Condition Interrupt Enable | R/W | <p>Change in RDI-P Unstable Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in RDI-P Unstable Condition” interrupt.</p> <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate an interrupt in response to either of the following conditions.</p> <ul style="list-style-type: none"> • When the Receive STS-3c POH Processor block declares an “RDI-P Unstable” condition. • When the Receive STS-3c POH Processor block clears the “RDI-P Unstable” condition. <p>0 – Disables the “Change in RDI-P Unstable Condition” Interrupt. 1 – Enables the “Change in RDI-P Unstable Condition” Interrupt.</p> |
| 0 | New RDI-P Value Interrupt Enable | R/W | <p>New RDI-P Value Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “New RDI-P Value” interrupt.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|--|
| | | | <p>If this interrupt is enabled, then the Receive STS-3c POH Processor block will generate this interrupt anytime it receives and “validates” a new RDI-P value.</p> <p>0 – Disables the “New RDI-P Value” Interrupt.</p> <p>1 – Enable the “New RDI-P Value” Interrupt.</p> |
|--|--|--|--|

Table 715: Receive STS-3c Path – SONET Receive Path Interrupt Enable – Byte 0 (Address Location= 0x118F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|---|---|---|---|---|--|--|
| Detection of B3 Byte Error Interrupt Enable | Detection of New Pointer Interrupt Enable | Detection of Unknown Pointer Interrupt Enable | Detection of Pointer Decrement Interrupt Enable | Detection of Pointer Increment Interrupt Enable | Detection of NDF Pointer Interrupt Enable | Change of LOP-P Condition Interrupt Enable | Change of AIS-P Condition Interrupt Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|---|
| 7 | Detection of B3 Byte Error Interrupt Enable | R/W | <p>Detection of B3 Byte Error Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of B3 Byte Error” Interrupt. If the user enables this interrupt, then the Receive STS-3c POH Processor block will generate an interrupt anytime it detects a B3-byte error in the incoming STS-3c data-stream.</p> <p>0 – Disables the “Detection of B3 Byte Error” interrupt. 1 – Enables the “Detection of B3 Byte Error” interrupt.</p> |
| 6 | Detection of New Pointer Interrupt Enable | R/W | <p>Detection of New Pointer Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of New Pointer” interrupt. If the user enables this interrupt, then the Receive STS-3c POH Processor block will generate an interrupt anytime it detects a new pointer value in the incoming STS-3c frame.</p> <p>Note: <i>Pointer Adjustments with NDF will not generate this interrupt.</i></p> <p>0 – Disables the “Detection of New Pointer” Interrupt. 1 – Enables the “Detection of New Pointer” Interrupt.</p> |
| 5 | Detection of Unknown Pointer Interrupt Enable | R/W | <p>Detection of Unknown Pointer Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of Unknown Pointer” interrupt. If the user enables this interrupt, then the Receive STS-3c POH Processor block will generate an interrupt anytime it detects a “Pointer Adjustment” that does not fit into any of the following categories.</p> <ul style="list-style-type: none"> • An Increment Pointer. • A Decrement Pointer • An NDF Pointer • AIS Pointer • New Pointer. <p>0 – Disables the “Detection of Unknown Pointer” Interrupt. 1 – Enables the “Detection of Unknown Pointer” Interrupt.</p> |
| 4 | Detection of Pointer Decrement Interrupt Enable | R/W | <p>Detection of Pointer Decrement Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to enable or disable the “Detection of Pointer Decrement” Interrupt. If the user enables this interrupt, then the Receive STS-3c POH Processor block will generate an</p> |

| | | | |
|---|---|-----|--|
| | | | <p>interrupt anytime it detects a “Pointer-Decrement” event.</p> <p>0 – Disables the “Detection of Pointer Decrement” Interrupt.</p> <p>1 – Enables the “Detection of Pointer Decrement” Interrupt.</p> |
| 3 | Detection of Pointer Increment Interrupt Enable | R/W | <p>Detection of Pointer Increment Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of Pointer Increment” Interrupt. If the user enables this interrupt, then the Receive STS-3c POH Processor block will generate an interrupt anytime it detects a “Pointer Increment” event.</p> <p>0 – Disables the “Detection of Pointer Increment” Interrupt.</p> <p>1 – Enables the “Detection of Pointer Increment” Interrupt.</p> |
| 2 | Detection of NDF Pointer Interrupt Enable | R/W | <p>Detection of NDF Pointer Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Detection of NDF Pointer” Interrupt. If the user enables this interrupt, then the Receive STS-3c POH Processor block will generate an interrupt anytime it detects an NDF Pointer event.</p> <p>0 – Disables the “Detection of NDF Pointer” interrupt.</p> <p>1 – Enables the “Detection of NDF Pointer” interrupt.</p> |
| 1 | Change of LOP-P Condition Interrupt Enable | R/W | <p>Change of LOP-P Condition Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change in LOP (Loss of Pointer)” Condition interrupt. If the user enables this interrupt, then the Receive STS-3c POH Processor will generate an interrupt in response to either of the following events.</p> <ol style="list-style-type: none"> a. When the Receive STS-3c POH Processor block declares a “Loss of Pointer” condition. b. When the Receive STS-3c POH Processor block clears the “Loss of Pointer” condition. <p>0 – Disable the “Change of LOP-P Condition” Interrupt.</p> <p>1 – Enables the “Change of LOP-P Condition” Interrupt.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. The user can determine the current state of “LOP-P” by reading out the contents of Bit 1 (LOP-P) within the “Receive STS-3c Path – SONET Receive POH Status – Byte 0”. 2. The Address Location of the Receive STS-3c Path – SONET Receive POH Status Byte 0 Register is 0x1187 |
| 0 | Change of AIS-P Interrupt Enable | R/W | <p>Change of AIS-P Interrupt Enable:</p> <p>This READ/WRITE bit-field permits the user to either enable or disable the “Change of AIS-P (Path AIS)” interrupt. If the user enables this interrupt, then the Receive STS-3c POH Processor block will generate an interrupt in response to either of the following events.</p> <ol style="list-style-type: none"> a. When the Receive STS-3c POH Processor block declares an “AIS-P” condition. b. When the Receive STS-3c POH Processor block clears the “AIS-P” condition. <p>0 – Disables the “Change of AIS-P” Interrupt.</p> <p>1 – Enables the “Change of AIS-P” Interrupt.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. The user can determine the current state of “AIS-P” by reading out the |

| | | | |
|--|--|--|---|
| | | | <p><i>contents of Bit 0 (AIS-P) within the "Receive STS-3c Path – SONET Receive POH Status – Byte 0" Register.</i></p> <p><i>2. The Address Location of the Receive STS-3c Path – SONET Receive POH Status – Byte 0" Register is 0x1187</i></p> |
|--|--|--|---|

Table 716: Receive STS-3c Path – SONET Receive RDI-P Register (Address Location= 0x1193)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------------------|-------|-------|----------------------|-------|-------|-------|
| Unused | RDI-P_ACCEPT[2:0] | | | RDI-P THRESHOLD[3:0] | | | |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------|------|---|
| 7 | Unused | R/O | |
| 6 – 4 | RDI-P_ACCEPT[2:0] | R/O | <p>Accepted RDI-P Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently “accepted” RDI-P (e.g., bits 5, 6 and 7 within the G1 byte) value.</p> <p>Note: A given RDI-P value will be “accepted” by the Receive STS-3c POH Processor block, if this RDI-P value has been consistently received in “RDI-P THRESHOLD[3:0]” number of SONET frames.</p> |
| 3 – 0 | RDI-P THRESHOLD[3:0] | R/W | <p>RDI-P Threshold:</p> <p>These READ/WRITE bit-fields permit the user to defined the “RDI-P Acceptance Threshold” for the Receive STS-3c POH Processor Block.</p> <p>The “RDI-P Acceptance Threshold” is the number of consecutive SONET frames, in which the Receive STS-3c POH Processor block must receive a given RDI-P value, before it “accepts” or “validates” it.</p> <p>The most recently “accepted” RDI-P value is written into the “RDI-P ACCEPT[2:0]” bit-fields, within this register.</p> |

Table 717: Receive STS-3c Path – Received Path Label Value (Address Location= 0x1196)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Received_C2_Byte_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | Received C2 Byte Value[7:0] | R/O | <p>Received “Filtered” C2 Byte Value:</p> <p>These READ-ONLY bit-fields contain the value of the most recently “accepted” C2 byte, via the Receive STS-3c POH Processor block.</p> <p>The Receive STS-3c POH Processor block will “accept” a C2 byte value (and load it into these bit-fields) if it has received a consistent C2 byte, in five (5) consecutive SONET frames.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. The Receive STS-3c POH Processor block uses this register, along the “Receive STS-3c Path – Expected Path Label Value” Register, when declaring or clearing the UNEQ-P and PLM-P alarm conditions. 2. The Address Location of the Receive STS-3c Path – Expected Path Label Value” Register is 0x1197 |

Table 718: Receive STS-3c Path – Expected Path Label Value (Address Location= 0x1197)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Expected_C2_Byte_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | Expected C2 Byte Value[7:0] | R/W | <p>Expected C2 Byte Value:</p> <p>These READ/WRITE bit-fields permits the user to specify the C2 (Path Label Byte) value, that the Receive STS-3c POH Processor block should expect when declaring or clearing the UNEQ-P and PLM-P alarm conditions.</p> <p>If the contents of the “Received C2 Byte Value[7:0]” (see “Receive STS-3c Path – Received Path Label Value” register) matches the contents in these register, then the Receive STS-3c POH will not declare any alarm conditions.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 719: Receive STS-3c Path – B3 Error Count Register – Byte 3 (Address Location= 0x1198)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B3_Error_Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 – 0 | B3_Error_Count[31:24] | RUR | <p>B3 Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Receive STS-3c Path – B3 Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Receive STS-3c POH Processor block detects a B3 byte error.</p> <p>Note:</p> <p><i>If the B3 Error Type is configured to be “bit errors”, then the Receive STS-3c POH Processor block will increment this 32 bit counter by the number of bits, within the B3 value that are in error.</i></p> <p><i>If the B3 Error Type is configured to be “frame errors”, then the Receive STS-3c POH Processor block will increment this 32 bit counter by the number of frames that contain erred B3 bytes.</i></p> |

Table 720: Receive STS-3c Path – B3 Error Count Register – Byte 2 (Address Location= 0x1199)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| B3_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 – 0 | B3_Error_Count[23:16] | RUR | <p>B3 Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Receive STS-3c Path – B3 Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-3c POH Processor block detects a B3 byte error.</p> <p>Note:</p> <p><i>If the B3 Error Type is configured to be “bit errors”, then the Receive STS-3c POH Processor block will increment this 32 bit counter by the number of bits, within the B3 value that are in error.</i></p> <p><i>If the B3 Error Type is configured to be “frame errors”, then the Receive STS-3c POH Processor block will increment this 32 bit counter by the number of frames that contain erred B3 bytes.</i></p> |

Table 721: Receive STS-3c Path – B3 Error Count Register – Byte 1 (Address Location= 0x119A)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------|-------|-------|-------|-------|-------|-------|-------|
| B3_Error_Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|---|---|---|---|---|---|---|---|

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------|------|---|
| 7 – 0 | B3_Error_Count[15:8] | RUR | <p>B3 Error Count – (Bits 15 through 8):</p> <p>This RESET-upon-READ register, along with “Receive STS-3c Path – B3 Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-3c POH Processor block detects a B3 byte error.</p> <p>Note:</p> <p><i>If the B3 Error Type is configured to be “bit errors”, then the Receive STS-3c POH Processor block will increment this 32 bit counter by the number of bits, within the B3 value that are in error.</i></p> <p><i>If the B3 Error Type is configured to be “frame errors”, then the Receive STS-3c POH Processor block will increment this 32 bit counter by the number of frames that contain erred B3 bytes.</i></p> |

Table 722: Receive STS-3c Path – B3 Error Count Register – Byte 0 (Address Location= 0x119B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|
| B3_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------|------|--|
| 7 – 0 | B3_Error_Count[7:0] | RUR | <p>B3 Error Count – LSB:</p> <p>This RESET-upon-READ register, along with “Receive STS-3c Path – B3 Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Receive STS-3c POH Processor block detects a B3 byte error.</p> <p>Note:</p> <p><i>If the B3 Error Type is configured to be “bit errors”, then the Receive STS-3c POH Processor block will increment this 32 bit counter by the number of bits, within the B3 value that are in error.</i></p> <p><i>If the B3 Error Type is configured to be “frame errors”, then the Receive STS-3c POH Processor block will increment this 32 bit counter by the number of frames that contain erred B3 bytes.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 723: Receive STS-3c Path – REI-P Error Count Register – Byte 3 (Address Location= 0x119C)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_P_Error_Count[31:24] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|---|
| 7 – 0 | REI_P_Error_Count[31:24] | RUR | <p>REI-P Error Count – MSB:</p> <p>This RESET-upon-READ register, along with “Receive STS-3c Path – REI-P Error Count Register – Bytes 2 through 0; function as a 32 bit counter, which is incremented anytime the Receive STS-3c POH Processor block detects a Path – Remote Error Indicator.</p> <p>Note:</p> <p><i>If the REI-P Error Type is configured to be “bit errors”, then the Receive STS-3c POH Processor block will increment this 32 bit counter by the nibble-value within the REI-P field of the incoming G1 byte.</i></p> <p><i>If the REI-P Error Type is configured to be “frame errors”, then the Receive STS-3c POH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-P values.</i></p> |

Table 724: Receive STS-3c Path – REI_P Error Count Register – Byte 2 (Address Location= 0x119D)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_P_Error_Count[23:16] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|---|
| 7 – 0 | REI_P_Error_Count[23:16] | RUR | <p>REI-P Error Count (Bits 23 through 16):</p> <p>This RESET-upon-READ register, along with “Receive STS-3c Path – REI-P Error Count Register – Bytes 3, 1 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-3c POH Processor block detects a Path – Remote Error Indicator.</p> <p>Note:</p> <p><i>If the REI-P Error Type is configured to be “bit errors”, then the Receive STS-3c POH Processor block will increment this 32 bit counter by the nibble-value within the REI-P field of the incoming G1 byte.</i></p> <p><i>If the REI-P Error Type is configured to be “frame errors”, then the Receive STS-3c POH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-P values.</i></p> |

Table 725: Receive STS-3c Path – REI_P Error Count Register – Byte 1 (Address Location=0x119E)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_P_Error_Count[15:8] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |

| | | | | | | | |
|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|---|---|---|---|---|---|---|---|

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 – 0 | REI_P_Error_Count[15:8] | RUR | <p>REI-P Error Count – (Bits 15 through 8)</p> <p>This RESET-upon-READ register, along with “Receive STS-3c Path – REI-P Error Count Register – Bytes 3, 2 and 0; function as a 32 bit counter, which is incremented anytime the Receive STS-3c POH Processor block detects a Path –Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-P Error Type is configured to be “bit errors”, then the Receive STS-3c POH Processor block will increment this 32 bit counter by the nibble-value within the REI-P field of the incoming G1 byte. 2. If the REI-P Error Type is configured to be “frame errors”, then the Receive STS-3c POH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-P values. |

Table 726: Receive STS-3c Path – REI_P Error Count Register – Byte 0 (Address Location= 0x119F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|------------------------|-------|-------|-------|-------|-------|-------|-------|
| REI_P_Error_Count[7:0] | | | | | | | |
| RUR | RUR | RUR | RUR | RUR | RUR | RUR | RUR |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 – 0 | REI_P_Error_Count[7:0] | RUR | <p>REI-P Error Count – LSB:</p> <p>This RESET-upon-READ register, along with “Receive STS-3c Path – REI-P Error Count Register – Bytes 3 through 1; function as a 32 bit counter, which is incremented anytime the Receive STS-3c POH Processor block detects a Path – Remote Error Indicator.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. If the REI-P Error Type is configured to be “bit errors”, then the Receive STS-3c POH Processor block will increment this 32 bit counter by the nibble-value within the REI-P field of the incoming G1 byte. 2. If the REI-P Error Type is configured to be “frame errors”, then the Receive STS-3c POH Processor block will increment this 32 bit counter by the number of frames that contain non-zero REI-P values. |

Table 727: Receive STS-3c Path – Receive J1 Control Register (Address Location=0x11A3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------------------|---------------------------------------|------------------|--------------|---------------------|-------|
| Unused | | New Message Ready | Receive J1 Message Buffer Read Select | Accept Threshold | Message Type | Message Length[1:0] | |
| R/O | R/O | R/O | R/W | R/W | R/W | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|--|
| 7 – 5 | Unused | R/O | |
| 5 | New Message Ready | R/O | <p>New Message Ready:</p> <p>This READ/WRITE bit-field indicates whether or not the J1 trace buffer has received a new expected value.</p> <p>0 – Indicates “NO” new expected value has been downloaded into the receive J1 trace buffer.</p> <p>1 – Indicates a new expected value has been downloaded into the receive J1 trace buffer.</p> |
| 4 | Received J1 Message Buffer Read Select | R/W | <p>J1 Buffer Read Selection:</p> <p>This READ/WRITE bit-field permits a user to specify which of the following buffer segments to read.</p> <ul style="list-style-type: none"> a. Valid Message Buffer b. Expected Message Buffer <p>0 – Executing a READ to the Receive J1 Trace Buffer, will return contents within the “Valid Message” buffer.</p> <p>1 – Executing a READ to the Receive J1 Trace Buffer, will return contents within the “Expected Message Buffer”.</p> <p>Note: <i>In the case of the Receive STS-3c POH Processor block, the “Receive J1 Trace Buffer” is located at Address Location = 0x1500 through 0x153F</i></p> |
| 3 | Accept Threshold | R/W | <p>Message Accept Threshold:</p> <p>This READ/WRITE bit-field permits a user to select the number of consecutive times that the Receive STS-3c POH Processor block must receive a given J1 Trace Message, before it is accepted, as described below.</p> <p>0 – The Receive STS-3c POH Processor block accepts the J1 Message after it has received it the third time in succession.</p> <p>1 – The Receive STS-3c POH Processor block accepts the J1 Message after it has received in the fifth time in succession.</p> |
| 2 | Message Type | R/O | <p>Message Alignment Type:</p> <p>This READ/WRITE bit-field permits a user to specify have the Receive STS-3c POH Processor block will locate the boundary of the J1 Trace Message, as indicated below.</p> <p>0 – Message boundary is indicated by “Line Feed”.</p> <p>1 – Message boundary is indicated by the presence of a “1” in the MSB of a the first byte (within the J1 Trace Message).</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| 1 – 0 | Message Length[1:0] | R/W | <p>J1 Message Length[1:0]:</p> <p>These READ/WRITE bit-fields permit the user to specify the length of the J1 Trace Message, that the Receive STS-3c POH Processor block will receive. The relationship between the content of these bit-fields and the corresponding J1 Trace Message Length is presented below.</p> <table border="1" data-bbox="591 411 1260 621"> <thead> <tr> <th data-bbox="591 411 800 464">MSG LENGTH</th> <th data-bbox="800 411 1260 464">Resulting J1 Trace Message Length</th> </tr> </thead> <tbody> <tr> <td data-bbox="591 464 800 516">00</td> <td data-bbox="800 464 1260 516">1 Byte</td> </tr> <tr> <td data-bbox="591 516 800 569">01</td> <td data-bbox="800 516 1260 569">16 Bytes</td> </tr> <tr> <td data-bbox="591 569 800 621">10/11</td> <td data-bbox="800 569 1260 621">64 Bytes</td> </tr> </tbody> </table> | MSG LENGTH | Resulting J1 Trace Message Length | 00 | 1 Byte | 01 | 16 Bytes | 10/11 | 64 Bytes |
|------------|-----------------------------------|-----|---|------------|-----------------------------------|----|--------|----|----------|-------|----------|
| MSG LENGTH | Resulting J1 Trace Message Length | | | | | | | | | | |
| 00 | 1 Byte | | | | | | | | | | |
| 01 | 16 Bytes | | | | | | | | | | |
| 10/11 | 64 Bytes | | | | | | | | | | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 728: Receive STS-3c Path – Pointer Value – Byte 1 (Address Location= 0x11A6)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|--------------------------------|-------|
| Unused | | | | | | Current_Pointer Value MSB[9:8] | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|---|
| 7 - 2 | Unused | R/O | |
| 1 – 0 | Current_Pointer_Value_MSB[1:0] | R/O | <p>Current Pointer Value – MSB:</p> <p>These READ-ONLY bit-fields, along with that from the “Receive STS-3c Path – Pointer Value – Byte 0” Register combine to reflect the current value of the pointer that the “Receive STS-3c POH Processor” block is using to locate the SPE within the incoming SONET data stream.</p> <p><i>Note: These register bits comprise the two-most significant bits of the Pointer Value.</i></p> |

Table 729: Receive STS-3c Path – Pointer Value – Byte 0 (Address Location=0x11A7)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Current_Pointer_Value_LSB[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------------|------|--|
| 7 – 0 | Current_Pointer_Value_LSB[7:0] | R/O | <p>Current Pointer Value – LSB:</p> <p>These READ-ONLY bit-fields, along with that from the “Receive STS-3c Path – Pointer Value – Byte 1” Register combine to reflect the current value of the pointer that the “Receive STS-3c POH Processor” block is using to locate the SPE within the incoming SONET data stream.</p> <p><i>Note: These register bits comprise the Lower Byte value of the Pointer Value.</i></p> |

Table 730: Receive STS-3c Path – LOP-C Status Register (Address Location=0x11AB)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|------------------------|------------------------|--------|
| Unused | | | | | LOP-C Status STS-1 # 3 | LOP-C Status STS-1 # 2 | Unused |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|--|
| 7 - 3 | Unused | R/O | |
| 2 | LOP-C Status – STS-1 # 3 | R/O | <p>Loss of Pointer – Concatenation Status – STS-1 # 3</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3c POH Processor block is declaring the LOP-C (Loss of Pointer – Concatenation) defect with STS-1 # 3 (within an STS-3c signal).</p> <p>The Receive STS-3c POH Processor block will declare the LOP-C condition, with STS-1 # 3; if it does not receive the “Concatenation Indicator” value of “0x93FF” in the H1, H2 bytes (associated with STS-1 # 3) for 8 consecutive SONET frames.</p> <p>0 – Indicates that the Receive STS-3c POH Processor block is NOT currently declaring the LOP-C condition with STS-1 # 3.</p> <p>1 – Indicates that the Receive STS-3c POH Processor block is currently declaring the LOP-C condition with STS-1 # 3.</p> <p>Note: This bit-field is only valid if the XRT94L33 is receiving an STS-3 signal that contains one or more STS-3c signals.</p> |
| 1 | LOP-C Status – STS-1 # 2 | R/O | <p>Loss of Pointer – Concatenation Status – STS-1 # 2</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3c POH Processor block is declaring the LOP-C (Loss of Pointer – Concatenation) condition with STS-1 # 2 (within an STS-3c signal).</p> <p>The Receive STS-3c POH Processor block will declare the LOP-C condition, with STS-1 # 2; if it does not receive the “Concatenation Indicator” value of “0x93FF” in the H1, H2 bytes (associated with STS-1 # 2) for 8 consecutive SONET frames.</p> <p>0 – Indicates that the Receive STS-3c POH Processor block is NOT currently declaring the LOP-C condition with STS-1 # 2.</p> <p>1 – Indicates that the Receive STS-3c POH Processor block is currently declaring the LOP-C condition with STS-1 # 2.</p> <p>Note: This bit-field is only valid if the XRT94L33 is receiving an STS-3 signal that contains one or more STS-3c signals.</p> |
| 0 | Unused | R/O | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 731: Receive STS-3c Path – AIS-C Status Register (Address Location=0x11B3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|------------------------|------------------------|--------|
| Unused | | | | | AIS-C Status STS-1 # 3 | AIS-C Status STS-1 # 2 | Unused |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--------------------------|------|---|
| 7 - 3 | Unused | R/O | |
| 2 | AIS-C Status – STS-1 # 3 | R/O | <p>AIS – Concatenation Status – STS-1 # 3</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3c POH Processor block is declaring the LOP-C (AIS – Concatenation) condition with STS-1 # 3 (within an STS-3c signal).</p> <p>The Receive STS-3c POH Processor block will declare the AIS-C condition, with STS-1 # 3; if it receives an “All Ones” string; in the H1, H2 bytes (associated with STS-1 # 3) for 3 consecutive SONET frames.</p> <p>0 – Indicates that the Receive STS-3c POH Processor block is NOT currently declaring the AIS-C condition with STS-1 # 3.</p> <p>1 – Indicates that the Receive STS-3c POH Processor block is currently declaring the AIS-C condition with STS-1 # 3.</p> <p>Note: This bit-field is only valid if the XRT94L33 is receiving an STS-3 signal that contains one or more STS-3c signals.</p> |
| 1 | AIS-C Status – STS-1 # 2 | R/O | <p>AIS – Concatenation Status – STS-1 # 2</p> <p>This READ-ONLY bit-field indicates whether or not the Receive STS-3c POH Processor block is declaring the AIS-C (Loss of Pointer – Concatenation) condition with STS-1 # 2 (within an STS-3c signal).</p> <p>The Receive STS-3c POH Processor block will declare the AIS-C condition, with STS-1 # 2; if it receives an “All Ones” string in the H1, H2 bytes (associated with STS-1 # 2) for 3 consecutive SONET frames.</p> <p>0 – Indicates that the Receive STS-3c POH Processor block is NOT currently declaring the AIS-C condition with STS-1 # 2.</p> <p>1 – Indicates that the Receive STS-3c POH Processor block is currently declaring the AIS-C condition with STS-1 # 2.</p> <p>Note: This bit-field is only valid if the XRT94L33 is receiving an STS-3 signal that contains one or more STS-3c signals.</p> |
| 0 | Unused | R/O | |

Table 732: Receive STS-3c Path – AUTO AIS Control Register (Address Location= 0x11BB)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|---|---|--|--|--|--|------------------------------------|
| Unused | Transmit AIS-P (Downstream) Upon C2 Byte Unstable | Transmit AIS-P (Downstream) Upon UNEQ-P | Transmit AIS-P (Downstream) Upon PLM-P | Transmit AIS-P (Downstream) Upon J1 Message Unstable | Transmit AIS-P (Downstream) Upon TIM-P | Transmit AIS-P (Downstream) upon LOP-P | Transmit AIS-P (Downstream) Enable |
| R/O | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---|------|--|
| 7 | Unused | R/O | |
| 6 | Transmit AIS-P (Downstream) upon C2 Byte Unstable | R/W | <p>Transmit Path AIS upon Detection of Unstable C2 Byte:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-3c POH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-3/STM-1 Telecom Bus Interface), anytime it detects an Unstable C2 Byte condition in the “incoming” STS-3c data-stream.</p> <p>0 – Does not configure the Receive STS-3c POH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable C2 Byte” condition.</p> <p>1 – Configures the Receive STS-3c POH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable C2 Byte” condition.</p> <p>Note: The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-3c POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</p> |
| 5 | Transmit AIS-P (Downstream) upon UNEQ-P | R/W | <p>Transmit Path AIS upon Detection of Path-Unequipped Defect (UNEQ-P):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-3c POH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-3/STM-1 Telecom Bus Interface), anytime it declares an UNEQ-P condition.</p> <p>0 – Does not configure the Receive STS-3c POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the UNEQ-P defect.</p> <p>1 – Configures the Receive STS-3c POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the UNEQ-P defect.</p> <p>Note: The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-3c POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</p> |
| 4 | Transmit AIS-P (Downstream) upon PLM-P | R/W | <p>Transmit Path AIS upon Detection of Path-Payload Label Mismatch Defect (PLM-P):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-3c POH Processor block to automatically transmit a Path AIS</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|--|-----|--|
| | | | <p>(AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-3/STM-1 Telecom Bus Interface), anytime it declares an PLM-P condition.</p> <p>0 – Does not configure the Receive STS-3c POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the PLM-P defect.</p> <p>1 – Configures the Receive STS-3c POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the PLM-P defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-3c POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 3 | Transmit AIS-P (Downstream) upon J1 Message Unstable | R/W | <p>Transmit Path AIS upon Detection of Unstable 1 Message:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-3c POH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-3/STM-1 Telecom Bus Interface), anytime it detects an Unstable J1 Message condition in the “incoming” STS-3c data-stream.</p> <p>0 – Does not configure the Receive STS-3c POH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable J1 Message” condition.</p> <p>1 – Configures the Receive STS-3c POH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) whenever it detects an “Unstable J1 Message” condition.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-3c POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 2 | Transmit AIS-P (Downstream) upon TIM-P | R/W | <p>Transmit Path AIS upon Detection of Path-Trace Identification Message Mismatch Defect (TIM-P):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-3c POH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-3/STM-1 Telecom Bus Interface), anytime it declares an TIM-P condition.</p> <p>0 – Does not configure the Receive STS-3c POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the TIM-P defect.</p> <p>1 – Configures the Receive STS-3c POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the TIM-P defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-3c POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 1 | Transmit AIS-P (Downstream) upon LOP-P | R/W | <p>Transmit Path AIS upon Detection of Loss of Pointer (LOP-P):</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-3c POH Processor block to automatically transmit a Path AIS (AIS-P) Indicator via the “downstream” traffic (e.g., towards the Receive STS-3/STM-1 Telecom Bus Interface), anytime it declares an LOP-P condition.</p> |

| | | | |
|---|------------------------------------|-----|---|
| | | | <p>0 – Does not configure the Receive STS-3c POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the LOP-P defect.</p> <p>1 – Configures the Receive STS-3c POH Processor block to transmit the AIS-P indicator (via the “downstream” traffic) upon declaration of the LOP-P defect.</p> <p>Note: <i>The user must also set Bit 0 (Transmit AIS-P Enable) to “1” to configure the Receive STS-3c POH Processor block to automatically transmit the AIS-P indicator, in response to this defect condition.</i></p> |
| 0 | Transmit AIS-P (Downstream) Enable | R/W | <p>Automatic Transmission of AIS-P Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the Receive STS-3c POH Processor block to automatically transmit the Path AIS indicator, via the down-stream traffic (e.g., towards the Receive STS-3/STM-1 Telecom Bus Interface), upon detection of an AIS-P, UNEQ-P, PLM-P, TIM-P, LOP-P, Trace Identification Message Mismatch or J1 Message Unstable conditions.</p> <p>0 – Configures the Receive STS-3c POH Processor block to NOT automatically transmit the AIS-P indicator (via the “downstream” traffic) upon detection of any of the “above-mentioned” conditions.</p> <p>1 – Configures the Receive STS-3c POH Processor block to automatically transmit the AIS-P indicator (via the “downstream” traffic) upon detection of any of the “above-mentioned” condition.</p> <p>Note: <i>The user must also set the corresponding bit-fields (within this register) to “1” in order to configure the Receive STS-3c POH Processor block to automatically transmit the AIS-P indicator upon detection of a given alarm/defect condition.</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 733: Receive STS-3c Path – Serial Port Control Register (Address Location= 0x11BF)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|------------------------|-------|-------|-------|
| Unused | | | | RxPOH_CLOCK_SPEED[7:0] | | | |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|------------------------|------|--|
| 7 - 4 | Unused | R/O | |
| 3 - 0 | RxPOH_CLOCK_SPEED[7:0] | R/W | <p>RxPOHCik Output Clock Signal Speed:</p> <p>These READ/WRITE bit-fields permit the user to specify the frequency of the "RxPOHCik output clock signal.</p> <p>The formula that relates the contents of these register bits to the "RxPOHCik" frequency is presented below.</p> <p>$FREQ = 19.44 / [2 * (RxPOH_CLOCK_SPEED)]$</p> <p>Note: For STS-3/STM-1 applications, the frequency of the RxPOHCik output signal must be in the range of 0.304MHz to 9.72MHz</p> |

Table 734: Receive STS-3c Path – SONET Receive Auto Alarm Register – Byte 0 (Address Location= 0x11C3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---|--------|--|--------|--|---|---|--------|
| Transmit AIS-P (via Downstream STS-3c) upon LOP-P | Unused | Transmit AIS-P (via Downstream STS-3cs) upon PLM-P | Unused | Transmit AIS-P (via Downstream STS-3c) upon UNEQ-P | Transmit AIS-P (via Downstream STS-3c) upon TIM-P | Transmit AIS-P (via Downstream STS-3c) upon AIS-P | Unused |
| R/W | R/O | R/W | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|--|------|---|
| 7 | Transmit AIS-P (via Downstream STS-3c) upon LOP-P | R/W | <p>Transmit AIS-P (via Downstream STS-3c) upon LOP-P</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3c POH Processor block (within the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-3c signal, anytime the Receive STS-3c POH Processor block declares the LOP-P defect.</p> <p>0 – Does not configure the corresponding Transmit STS-1 POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-3c signals, anytime the Receive STS-3c POH Processor block declares the LOP-P defect.</p> <p>1 – Configures the corresponding Transmit STS-3c POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-3c signals, anytime the Receive STS-3c POH Processor block declares the LOP-P defect.</p> |
| 6 | Unused | R/O | |
| 5 | Transmit AIS-P (via Downstream STS-1s) upon PLM-P | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon PLM-P:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-1 POH Processor block (within the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal, anytime the Receive STS-3c POH Processor block declares the PLM-P defect.</p> <p>0 – Does not configure the corresponding Transmit STS-1 POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3c POH Processor block declares the PLM-P defect.</p> <p>1 – Configures the corresponding Transmit STS-1 POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3c POH Processor block declares the PLM-P defect.</p> |
| 4 | Unused | R/O | |
| 3 | Transmit AIS-P (via Downstream STS-1s) upon UNEQ-P | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon UNEQ-P:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-1 POH Processor block (within the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal, anytime the Receive STS-3c POH Processor block declares the UNEQ-P defect.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|---|-----|--|
| | | | <p>0 – Does not configure the corresponding Transmit STS-1 POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3c POH Processor block declares the UNEQ-P defect.</p> <p>1 – Configures the corresponding Transmit STS-1 POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3c POH Processor block declares the UNEQ-P defect.</p> |
| 2 | Transmit AIS-P (via Downstream STS-1s) upon TIM-P | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon TIM-P: This READ/WRITE bit-field permits the user to configure the Transmit STS-1 POH Processor block (within the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal, anytime the Receive STS-3c POH Processor block declares the TIM-P defect.</p> <p>0 – Does not configure the corresponding Transmit STS-1 POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3c POH Processor block declares the TIM-P defect.</p> <p>1 – Configures the corresponding Transmit STS-1 POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3c POH Processor block declares the TIM-P defect.</p> |
| 1 | Transmit AIS-P (via Downstream STS-1s) upon AIS-P | R/W | <p>Transmit AIS-P (via Downstream STS-1s) upon AIS-P: This READ/WRITE bit-field permits the user to configure the Transmit STS-1 POH Processor block (within the corresponding channel) to automatically transmit the AIS-P (Path AIS) Indicator via the “downstream” STS-1 signal, anytime the Receive STS-3c POH Processor block declares the AIS-P defect.</p> <p>0 – Does not configure the corresponding Transmit STS-1 POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signals, anytime the Receive STS-3c POH Processor block declares the AIS-P defect.</p> <p>1 – Configures the corresponding Transmit STS-1 POH Processor block to automatically transmit the AIS-P Indicator via the “downstream” STS-1 signal, anytime the Receive STS-3c POH Processor block declares the AIS-P defect.</p> |
| 0 | Unused | R/O | |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 735: Receive STS-3c Path – Receive J1 Capture Register (Address Location= 0x11D3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| J1_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | J1_Byte_Captured_Value[7:0] | R/O | <p>J1 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the J1 byte, within the most recently received SONET frame.</p> <p>This particular value is stored in this register for one SONET frame period. During the next SONET frame period, this value will be overridden with a new J1 byte value.</p> |

Table 736: Receive STS-3c Path – Receive B3 Capture Register (Address Location= 0x11D7)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| B3_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | B3_Byte_Captured_Value[7:0] | R/O | <p>B3 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the B3 byte, within the most recently received SONET frame.</p> <p>This particular value is stored in this register for one SONET frame period. During the next SONET frame period, this value will be overridden with a new B3 byte value.</p> |

Table 737: Receive STS-3c Path – Receive C2 Capture Register (Address Location= 0x11DB)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| C2_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | C2_Byte_Captured_Value[7:0] | R/O | <p>C2 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the C2 byte, within the most recently received SONET frame.</p> <p>This particular value is stored in this register for one SONET frame period. During the next SONET frame period, this value will be overridden with a new C2 byte value.</p> |

Table 738: Receive STS-3c Path – Receive G1 Byte Capture Register (Address Location= 0x11DF)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| G1_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | G1_Byte_Captured_Value[7:0] | R/O | <p>G1 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the G1 byte, within the most recently received SONET frame.</p> <p>This particular value is stored in this register for one SONET frame period. During the next SONET frame period, this value will be overridden with a new G1 byte value.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 739: Receive STS-3c Path – Receive F2 Byte Capture Register (Address Location=0x11E3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| F2_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | F2_Byte_Captured_Value[7:0] | R/O | <p>G1 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the F2 byte, within the most recently received SONET frame.</p> <p>This particular value is stored in this register for one SONET frame period. During the next SONET frame period, this value will be overridden with a new F2 byte value.</p> |

Table 740: Receive STS-3c Path – Receive H4 Capture Register (Address Location=0x11E7)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| H4_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | H4_Byte_Captured_Value[7:0] | R/O | <p>H4 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the H4 byte, within the most recently received SONET frame.</p> <p>This particular value is stored in this register for one SONET frame period. During the next SONET frame period, this value will be overridden with a new H4 byte value.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 741: Receive STS-3c Path – Receive Z3 Capture Register (Address Location=0x11EB)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Z3_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | Z3_Byte_Captured_Value[7:0] | R/O | <p>Z3 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the Z3 byte, within the most recently received SONET frame.</p> <p>This particular value is stored in this register for one SONET frame period. During the next SONET frame period, this value will be overridden with a new Z3 byte value.</p> |

Table 742: Receive STS-3c Path – Receive Z4 (K3) Capture Register (Address Location= 0x11EF)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------------------|-------|-------|-------|-------|-------|-------|-------|
| Z4(K3)_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------------|------|---|
| 7 – 0 | Z4(K3)_Byte_Captured_Value[7:0] | R/O | <p>Z4 (K3) Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the Z4 (K3) byte, within the most recently received SONET frame.</p> <p>This particular value is stored in this register for one SONET frame period. During the next SONET frame period, this value will be overridden with a new Z4 (K3) byte value.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 743: Receive STS-3c Path – Receive Z5 Capture Register (Address Location= 0x11F3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Z5_Byte_Captured_Value[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 – 0 | Z5_Byte_Captured_Value[7:0] | R/O | <p>Z5 Byte Captured Value[7:0]</p> <p>These READ-ONLY bit-fields contain the value of the Z5 byte, within the most recently received SONET frame.</p> <p>This particular value is stored in this register for one SONET frame period. During the next SONET frame period, this value will be overridden with a new Z5 byte value.</p> |

1.13.3 TRANSMIT STS-3c POH PROCESSOR BLOCK

The register map for the Transmit STS-3c POH Processor Block is presented in the Table below. Additionally, a detailed description of each of the “Transmit STS-3c POH Processor” block registers is presented below.

In order to provide some orientation for the reader, an illustration of the Functional Block Diagram for the XRT94L33, with the “Transmit STS-3c POH Processor Block “highlighted” is presented below in Figure 15.

Figure 15: Illustration of the Functional Block Diagram of the XRT94L33, with the Transmit STS-3c POH Processor Block “High-lighted”.



1.13.4 TRANSMIT STS-3c POH PROCESSOR BLOCK REGISTER

Table 744: Transmit STS-3c POH Processor Block - Register Address Map

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0x00 – 0x81 | 0x1900 – 0x1981 | Reserved | 0x00 |
| 0x82 | 0x1982 | Transmit STS-3c Path – SONET Control Register – Byte 1 | 0x00 |
| 0x83 | 0x1983 | Transmit STS-3c Path – SONET Control Register – Byte 0 | 0x00 |
| 0x84- 0x92 | 0x1984 – 0x1992 | Reserved | 0x00 |
| 0x93 | 0x1993 | Transmit STS-3c Path – Transmit J1 Byte Value Register | 0x00 |
| 0x94 – 0x96 | 0x1994 – 0x1996 | Reserved | 0x00 |
| 0x97 | 0x1997 | Transmit STS-3c Path – B3 Byte Mask Register | 0x00 |
| 0x98 – 0x9A | 0x1998 – 0x199A | Reserved | 0x00 |
| 0x9B | 0x199B | Transmit STS-3c Path – Transmit C2 Byte Value Register | 0x00 |
| 0x9C – 0x9E | 0x199C – 0x199E | Reserved | 0x00 |
| 0x9F | 0x199F | Transmit STS-3c Path – Transmit G1 Byte Value Register | 0x00 |
| 0xA0 – 0xA2 | 0x19A0 – 0x19A2 | Reserved | 0x00 |
| 0xA3 | 0x19A3 | Transmit STS-3c Path – Transmit F2 Byte Value Register | 0x00 |
| 0xA4 – 0xA6 | 0x19A4 – 0x19A6 | Reserved | 0x00 |
| 0xA7 | 0x19A7 | Transmit STS-3c Path – Transmit H4 Byte Value Register | 0x00 |
| 0xA8 – 0xAA | 0x19A8 – 0x19AA | Reserved | 0x00 |
| 0xAB | 0x19AB | Transmit STS-3c Path – Transmit Z3 Byte Value Register | 0x00 |
| 0xAC – 0xAE | 0x19AC – 0x19AE | Reserved | 0x00 |
| 0xAF | 0x19AF | Transmit STS-3c Path – Transmit Z4 Byte Value Register | 0x00 |
| 0xB0 – 0xB2 | 0x19B0 – 0x19B2 | Reserved | 0x00 |
| 0xB3 | 0x19B3 | Transmit STS-3c Path – Transmit Z5 Byte Value Register | 0x00 |
| 0xB4 – 0xB6 | 0x19B4 – 0x19B6 | Reserved | 0x00 |
| 0xB7 | 0x19B7 | Transmit STS-3c Path – Transmit Path Control Register – Byte 0 | 0x00 |
| 0xB8 – 0xBA | 0x19B8 – 0x19BA | Reserved | 0x00 |
| 0xBB | 0x19BB | Transmit STS-3c Path – Transmit J1 Control Register | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| INDIVIDUAL REGISTER ADDRESS | ADDRESS LOCATION | REGISTER NAME | DEFAULT VALUES |
|-----------------------------|------------------|--|----------------|
| 0xBC – 0xBE | 0x19BC – 0x19BE | Reserved | 0x00 |
| 0xBF | 0x19BF | Transmit STS-3c Path – Transmit Arbitrary H1 Byte Pointer Register | 0x94 |
| 0xC0 – 0xC2 | 0x19C0 – 0x19C2 | Reserved | 0x00 |
| 0xC3 | 0x19C3 | Transmit STS-3c Path – Transmit Arbitrary H2 Byte Pointer Register | 0x00 |
| 0xC4, 0xC5 | 0x19C4 – 0x19C5 | Reserved | 0x00 |
| 0xC6 | 0x19C6 | Transmit STS-3c Path – Transmit Pointer Byte Register – Byte 1 | 0x02 |
| 0xC7 | 0x19C7 | Transmit STS-3c Path – Transmit Pointer Byte Register – Byte 0 | 0x0A |
| 0xC8 | 0x19C8 | Reserved | 0x00 |
| 0xC9 | 0x19C9 | Transmit STS-3c Path – RDI-P Control Register – Byte 2 | 0x40 |
| 0xCA | 0x19CA | Transmit STS-3c Path – RDI-P Control Register – Byte 1 | 0xC0 |
| 0xCB | 0x19CB | Transmit STS-3c Path – RDI-P Control Register – Byte 0 | 0xA0 |
| 0xCC – 0xCE | 0x19CC – 0x19CE | Reserved | 0x00 |
| 0xCF | 0x19CF | Transmit STS-3c Path – Transmit Path Serial Port Control Register | 0x00 |
| 0xD0 – 0xFF | 0x19D0 – 0x19FF | Reserved | 0x00 |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

1.13.5 TRANSMIT STS-3c POH PROCESSOR BLOCK REGISTER DESCRIPTION

Table 745: Transmit STS-3c Path – SONET Control Register – Byte 1 (Address Location= 0x1982)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------------------|-------------------|-------------------|-------------------|
| Unused | | | | Z5 Insertion Type | Z4 Insertion Type | Z3 Insertion Type | H4 Insertion Type |
| R/W | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------|------|---|
| 7 – 4 | Unused | R/O | |
| 3 | Z5 Insertion Type | R/W | <p>Z5 Insertion Type:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3c POH Processor block to use either the “Transmit STS-3c Path – Transmit Z5 Byte Value” Register or the TPOH input pin as the source for the Z5 byte, in the outbound STS-3c SPE.</p> <p>0 – Configures the Transmit STS-3c POH Processor block to use the “Transmit STS-3c Path – Transmit Z5 Byte Value” Register.</p> <p>1 – Configures the Transmit STS-3c POH Processor block to use the “TPOH” input as the source for the Z5 byte, in the outbound STS-3c SPE.</p> <p>Note: The Address Location of the Transmit Z5 Byte Value Register is 0x19B3</p> |
| 2 | Z4 Insertion Type | R/W | <p>Z4 Insertion Type:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3c POH Processor block to use either the “Transmit STS-3c Path – Transmit Z4 Byte Value” Register or the TxPOH input pin as the source for the Z4 byte, in the outbound STS-3c SPE.</p> <p>0 – Configures the Transmit STS-3c POH Processor block to use the “Transmit STS-3c Path – Transmit Z4 Byte Value” Register.</p> <p>1 – Configures the Transmit STS-3c POH Processor block to use the “TxPOH” input as the source for the Z4 byte, in the outbound STS-3c SPE.</p> <p>Note: The address location of the Transmit Z4 Byte Value Register is 0x19AF</p> |
| 1 | Z3 Insertion Type | R/W | <p>Z3 Insertion Type:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3c POH Processor block to use either the “Transmit STS-3c Path – Transmit Z3 Byte Value” Register or the TxPOH input pin as the source for the Z3 byte, in the outbound STS-3c SPE.</p> <p>0 – Configures the Transmit STS-3c POH Processor block to use the “Transmit STS-3c Path – Transmit Z3 Byte Value” Register.</p> <p>1 – Configures the Transmit STS-3c POH Processor block to use the “TxPOH” input as the source for the Z3 byte, in the outbound STS-3c SPE.</p> <p>Note: The Address Location of the Transmit Z3 Byte Value Register is 0x19AB</p> |
| 0 | H4 Insertion Type | R/W | <p>H4 Insertion Type:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3c POH Processor block to use either the “Transmit STS-3c Path – Transmit H4 Byte Value” Register or the TxPOH input pin as the source for the H4</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|--|--|--|---|
| | | | <p>byte, in the outbound STS-3c SPE.</p> <p>0 – Configures the Transmit STS-3c POH Processor block to use the “Transmit STS-3c Path – Transmit H4 Byte Value” Register.</p> <p>1 – Configures the Transmit STS-3c POH Processor block to use the “TPOH” input as the source for the H4 byte, in the outbound STS-3c SPE.</p> <p>Note: <i>The Address Location of the Transmit H4 Byte Value Register is 0x19A7</i></p> |
|--|--|--|---|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 746: Transmit STS-3c Path – SONET Control Register – Byte 0 (Address Location= 0x1983)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-------------------|---------------------------|-------|---------------------------|-------|------------------------|--------|-----------------------|
| F2 Insertion Type | REI-P Insertion Type[1:0] | | RDI-P Insertion Type[1:0] | | C2 Byte Insertion Type | Unused | Transmit AIS-P Enable |
| R/W | R/W | R/W | R/W | R/W | R/W | R/O | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|---|
| 7 | F2 Insertion Type | R/W | <p>F2 Insertion Type:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3c POH Processor block to use either the “Transmit STS-3c Path – Transmit F2 Byte Value” Register or the TxPOH input pin as the source for the F2 byte, in the outbound STS-3c SPE.</p> <p>0 – Configures the Transmit STS-3c POH Processor block to use the “Transmit STS-3c Path – Transmit F2 Value” Register.</p> <p>1 – Configures the Transmit STS-3c POH Processor block to use the “TPOH” input as the source for the F2 byte, in the outbound STS-3c SPE.</p> <p>Note: The Address Location of the Transmit F2 Byte Value Register is 0x19A3</p> |
| 6 - 5 | REI-P Insertion Type[1:0] | R/W | <p>REI-P Insertion Type[1:0]:</p> <p>These two READ/WRITE bit-fields permit the user to configure the Transmit STS-3c POH Processor block to use one of the three following sources for the REI-P bit-fields (e.g., bits 1 through 4, within the G1 byte of the outbound STS-3c SPE).</p> <ul style="list-style-type: none"> From the corresponding Receive STS-3c POH Processor block (e.g., when it detects B3 bytes in its incoming SPE data). From the “Transmit G1 Byte Value” Register. From the “TPOH” input pin. <p>00/11 – Configures the Transmit STS-3c POH Processor block to set Bits 1 through 4 (in the G1 byte of the outbound SPE) based upon “receive conditions” as detected by the corresponding Receive STS-3c POH Processor block.</p> <p>01 – Configures the Transmit STS-3c POH Processor block to set Bits 1 through 4 (in the G1 byte of the outbound SPE) based upon the contents within the “Transmit G1 Byte Value” register.</p> <p>10 – Configures the Transmit STS-3c POH Processor block to use the TPOH input pin as the source of Bits 1 through 4 (in the G1 byte of the outbound SPE).</p> <p>Note: The address location of the Transmit G1 Byte Value Register is 0x199F</p> |
| 4 - 3 | RDI-P Insertion Type[1:0] | R/W | <p>RDI-P Insertion Type[1:0]:</p> <p>These two READ/WRITE bit-fields permit the user to configure the Transmit STS-3c POH Processor block to use one of the three following sources for the RDI-P bit-fields (e.g., bits 5 through 7, within the G1 byte of the outbound STS-3c SPE).</p> <ul style="list-style-type: none"> From the corresponding Receive STS-3c POH Processor block (e.g., when it detects various alarm conditions within its incoming STS-3c SPE data). From the “Transmit G1 Byte Value” Register. |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | | |
|---|------------------------|-----|---|
| | | | <ul style="list-style-type: none"> From the “TPOH” input pin. <p>00/11 – Configures the Transmit STS-3c POH Processor block to set Bits 5 through 7 (in the G1 byte of the outbound SPE) based upon “receive conditions” as detected by the corresponding Receive STS-3c POH Processor block.</p> <p>01 – Configures the Transmit STS-3c POH Processor block to set Bits 5 through 7 (in the G1 byte of the outbound SPE) based upon the contents within the “Transmit G1 Byte Value” register.</p> <p>10 – Configures the Transmit STS-3c POH Processor block to use the TPOH input pin as the source of Bits 5 through 7 (in the G1 byte of the outbound SPE).</p> <p>Note: The address location of the Transmit G1 Byte Value Register is 0x199F</p> |
| 2 | C2 Byte Insertion Type | R/W | <p>C2 Insertion Type:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3c POH Processor block to use either the “Transmit STS-3c Path – Transmit C2 Byte Value” Register or the TPOH input pin as the source for the C2 byte, in the outbound STS-3c SPE.</p> <p>0 – Configures the Transmit STS-3c POH Processor block to use the “Transmit STS-3c Path – Transmit C2 Byte Value” Register.</p> <p>1 – Configures the Transmit STS-3c POH Processor block to use the “TPOH” input as the source for the C2 byte, in the outbound STS-3c SPE.</p> <p>Note: The address location of the Transmit C2 Byte Value Register is 0x199B</p> |
| 1 | Unused | R/O | |
| 0 | Transmit AIS-P Enable | R/W | <p>Transmit AIS-P Enable:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3c POH Processor block to (via software control) transmit an AIS-P indicator to the remote PTE.</p> <p>If this feature is enabled, then the Transmit STS-3c POH Processor block will automatically set the H1, H2, H3 and all the “outbound” STS-3c SPE bytes to an “All Ones” pattern, prior to routing this data to the Transmit STS-3 TOH Processor block.</p> <p>0 – Configures the Transmit STS-3c POH Processor block to NOT transmit the AIS-P indicator to the remote PTE.</p> <p>1 – Configures the Transmit STS-3c POH Processor block to transmit the AIS-P indicator to the remote PTE.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Rev 2.0.0

Table 747: Transmit STS-3c Path – Transmitter J1 Byte Value Register (Address Location= 0x1993)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_J1_Byte[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 - 0 | Transmit J1 Byte Value[7:0] | R/W | <p>Transmit J1 Byte Value:</p> <p>These READ/WRITE bit-fields permit the user to have software control over the value of the J1 byte, within each outbound STS-3c SPE.</p> <p>If the user configures the Transmit STS-3c POH Processor block to this register as the source of the J1 byte, then it will automatically write the contents of this register into the J1 byte location, within each “outbound” STS-3c SPE.</p> <p>This feature is enabled whenever the user writes the value “[1, 0]” into Bits 1 and 0 (Insertion Method) within the “Transmit STS-3c Path – SONET Path J1 Byte Control Register” register.</p> <p>Note: <i>The Address Location of the Transmit STS-3c Path – SONET J1 Byte Control Register is 0x19BB</i></p> |

Table 748: Transmit STS-3c Path – Transmitter B3 Error Mask Register (Address Location= 0x1997)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_B3_Byte_Mask[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------|------|--|
| 7 - 0 | Transmit B3 Byte Mask[7:0] | R/W | <p>Transmit B3 Byte Mask[7:0]:</p> <p>This READ/WRITE bit-field permits the user to insert errors into the B3 byte, within the “outbound” STS-3c SPE, prior to transmission to the Transmit STS-3 TOH Processor block.</p> <p>The Transmit STS-3c POH Processor block will perform an XOR operation with the contents of this register, and the B3 byte value. The results of this operation will be written back into the B3 byte of the “outbound” STS-3c SPE.</p> <p>If the user sets a particular bit-field, within this register, to “1”, then that corresponding bit, within the “outbound” B3 byte will be in error.</p> <p>Note: <i>For normal operation, the user should set this register to 0x00.</i></p> |

Table 749: Transmit STS-3c Path – Transmit C2 Byte Value Register (Address Location= 0x199B)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_C2_Byte_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|---|
| 7 - 0 | Transmit C2 Byte Value[7:0] | R/W | <p>Transmit C2 Byte Value:</p> <p>These READ/WRITE bit-fields permit the user to have software control over the value of the C2 byte, within each outbound STS-3c SPE.</p> <p>If the user configures the Transmit STS-3c POH Processor block to this register as the source of the C2 byte, then it will automatically write the contents of this register into the C2 byte location, within each “outbound” STS-3c SPE.</p> <p>This feature is enabled whenever the user writes a “0” into Bit 2 (C2 Insertion Type) within the “Transmit STS-3c Path – SONET Control Register – Byte 0” register.</p> <p>Note: The Address Location of the Transmit STS-3c Path – SONET Control Register – Byte 0” Register is 0x1983</p> |

Table 750: Transmit STS-3c Path – Transmit G1 Byte Value Register (Address Location= 0x199F)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_G1_Byte_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 - 0 | Transmit G1 Byte Value[7:0] | R/W | <p>Transmit G1 Byte Value:</p> <p>These READ/WRITE bit-fields permit the user to have software control over the contents of the RDI-P and REI-P bit-fields, within each G1 byte in the “outbound” STS-3c SPE.</p> <p>If the users sets “REI-P_Insertion_Type[1:0]” and “RDI-P_Insertion_Type[1:0]” bits to the value [0, 1], then contents of the REI-P and the RDI-P bit-fields (within each G1 byte of the “outbound” STS-3c SPE) will be dictated by the contents of this register.</p> <p>Note:</p> <ol style="list-style-type: none"> The “REI-P_Insertion_Type[1:0]” and “RDI-P_Insertion_Type[1:0]” bit-fields are located in the “Transmit STS-3c Path – SONET Control Register – Byte 0” Register. The Address Location of the Transmit STS-3c Path – SONET Control Register – Byte 0” Register is 0x1983 |

Table 751: Transmit STS-3c Path – Transmit F2 Byte Value Register (Address Location= 0x19A3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_F2_Byte_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|---|
| 7 - 0 | Transmit F2 Byte Value[7:0] | R/W | <p>Transmit F2 Byte Value:</p> <p>These READ/WRITE bit-fields permit the user to have software control over the value of the F2 byte, within each outbound STS-3c SPE.</p> <p>If the user configures the Transmit STS-3c POH Processor block to this register as the source of the F2 byte, then it will automatically write the contents of this register into the F2 byte location, within each “outbound” STS-3c SPE.</p> <p>This feature is enabled whenever the user writes a “0” into Bit 7 (F2 Insertion Type) within the “Transmit STS-3c Path – SONET Control Register – Byte 0” register.</p> <p>Note: <i>The Address Location of the Transmit STS-3c Path – SONET Control Register is 0x1983</i></p> |

Table 752: Transmit STS-3c Path – Transmit H4 Byte Value Register (Address Location= 0x19A7)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_H4_Byte_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 - 0 | Transmit H4 Byte Value[7:0] | R/W | <p>Transmit H4 Byte Value:</p> <p>These READ/WRITE bit-fields permit the user to have software control over the value of the H4 byte, within each outbound STS-3c SPE.</p> <p>If the user configures the Transmit STS-3c POH Processor block to this register as the source of the H4 byte, then it will automatically write the contents of this register into the H4 byte location, within each “outbound” STS-3c SPE.</p> <p>This feature is enabled whenever the user writes a “0” into Bit 0 (H4 Insertion Type) within the “Transmit STS-3c Path – SONET Control Register – Byte 1” register.</p> <p>Note: <i>The Address Location for the “Transmit STS-3c Path – SONET Control Register – Byte 1” register is 0x1982</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 753: Transmit STS-3c Path – Transmit Z3 Byte Value Register (Address Location= 0x19AB)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_Z3_Byte_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|---|
| 7 - 0 | Transmit Z3 Byte Value[7:0] | R/W | <p>Transmit Z3 Byte Value:</p> <p>These READ/WRITE bit-fields permit the user to have software control over the value of the Z3 byte, within each outbound STS-3c SPE.</p> <p>If the user configures the Transmit STS-3c POH Processor block to this register as the source of the Z3 byte, then it will automatically write the contents of this register into the Z3 byte location, within each “outbound” STS-3c SPE.</p> <p>This feature is enabled whenever the user writes a “0” into Bit 1 (Z3 Insertion Type) within the “Transmit STS-3c Path – SONET Control Register – Byte 1” register.</p> <p>Note: The Address Location for the “Transmit STS-3c Path – SONET Control Register – Byte 1” register is 0x1982</p> |

Table 754: Transmit STS-3c Path – Transmit Z4 Byte Value Register (Address Location= 0x19AF)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_Z4_Byte_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|---|
| 7 - 0 | Transmit Z4 Byte Value[7:0] | R/W | <p>Transmit Z4 Byte Value:</p> <p>These READ/WRITE bit-fields permit the user to have software control over the value of the Z4 byte, within each outbound STS-3c SPE.</p> <p>If the user configures the Transmit STS-3c POH Processor block to this register as the source of the Z4 byte, then it will automatically write the contents of this register into the Z4 byte location, within each “outbound” STS-3c SPE.</p> <p>This feature is enabled whenever the user writes a “0” into Bit 2 (Z4 Insertion Type) within the “Transmit STS-3c Path – SONET Control Register – Byte 0” register.</p> <p>Note: The Address Location of the Transmit STS-3c Path – SONET Control Register – Byte 0” Register is 0x1982</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 755: Transmit STS-3c Path – Transmit Z5 Byte Value Register (Address Location= 0x19B3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------------|-------|-------|-------|-------|-------|-------|-------|
| Transmit_Z5_Byte_Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------------|------|--|
| 7 - 0 | Transmit Z5 Byte Value[7:0] | R/W | <p>Transmit Z5 Byte Value:</p> <p>These READ/WRITE bit-fields permit the user to have software control over the value of the Z5 byte, within each outbound STS-3c SPE.</p> <p>If the user configures the Transmit STS-3c POH Processor block to this register as the source of the Z5 byte, then it will automatically write the contents of this register into the Z5 byte location, within each “outbound” STS-3c SPE.</p> <p>This feature is enabled whenever the user writes a “0” into Bit 3 (Z5 Insertion Type) within the “Transmit STS-3c Path – SONET Control Register – Byte 0” register.</p> <p>Note: <i>The Address Location of the Transmit STS-3c Path – SONET Control Register – Byte 0” register is 0x1982</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 756: Transmit STS-3c Path – Transmit Path Control Register (Address Location= 0x19B7)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|---------------|-------------|-----------------------|-----------------------|------------------------------|-------------------------|
| Unused | | Pointer Force | Check Stuff | Insert Negative Stuff | Insert Positive Stuff | Insert Continuous NDF Events | Insert Single NDF Event |
| R/O | R/O | R/W | R/W | W | W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 6 | Unused | R/O | |
| 5 | Pointer Force | R/W | <p>Pointer Force:</p> <p>This READ/WRITE bit-field permits the user to load the values contained within the “Transmit STS-3c POH Arbitrary H1 Pointer Byte” and “Transmit STS-3c POH Arbitrary H2 Pointer Byte” registers into the H1 and H2 bytes (within the outbound STS-3c data stream).</p> <p>Note: <i>The actual location of the SPE will NOT be adjusted, per the value of H1 and H2 bytes. Hence, this feature should cause the remote terminal to declare an “Invalid Pointer” condition.</i></p> <p>0 – Configures the Transmit STS-3c POH and Transmit STS-3 TOH Processor blocks to transmit STS-3c/STS-3 data with normal and correct H1 and H2 bytes.</p> <p>1 – Configures the Transmit STS-3c POH and Transmit STS-3 TOH Processor blocks to overwrite the values of the H1 and H2 bytes (in the outbound STS-3c/STS-3 data-stream) with the values in the “Transmit STS-3c POH Arbitrary H1 and H2 Pointer Byte” registers.</p> <p>Note:</p> <ol style="list-style-type: none"> <i>The Address Location of the Transmit STS-3c Arbitrary H1 Pointer Byte register is 0x19BF</i> <i>The Address Location of the Transmit STS-3c Arbitrary H2 Pointer Byte register is 0x19C3</i> |
| 4 | Check Stuff | R/W | <p>Check Stuff Monitoring:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3c POH and Transmit STS-3 TOH Processor blocks to only execute a “Positive”, “Negative” or “NDF” event (via the “Insert Positive Stuff”, “Insert Negative Stuff”, “Insert Continuous or Single NDF” options, via software command) if no pointer adjustment (NDF or otherwise) has occurred during the last 3 SONET frame periods.</p> <p>0 – Disables this feature.</p> <p>In this mode, the Transmit STS-3c POH and Transmit STS-3 TOH Processor blocks will execute a “software-commanded” pointer adjustment event, independent of whether a pointer adjustment event has occurred in the last 3 SONET frame periods.</p> <p>1 – Enables this feature.</p> <p>In this mode, the Transmit STS-3c POH and Transmit STS-3 TOH Processor blocks will ONLY execute a “software-commanded” pointer adjustment event, if no pointer adjustment event has occurred during the last 3 SONET frame periods.</p> |
| 3 | Insert Negative Stuff | R/W | <p>Insert Negative Stuff:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3c</p> |

| | | | |
|---|------------------------------|-----|--|
| | | | <p>POH and Transmit STS-3 TOH Processor blocks to insert a negative-stuff into the outbound STS-3c/STS-3 data stream. This command, in-turn will cause a “Pointer Decrementing” event at the remote terminal.</p> <p>Writing a “0” to “1” transition into this bit-field causes the following to happen.</p> <ul style="list-style-type: none"> • A negative-stuff will occur (e.g., a single payload byte will be inserted into the H3 byte position within the outbound STS-1/STS-3 data stream). • The “D” bits, within the H1 and H2 bytes will be inverted (to denote a “Decrementing” Pointer Adjustment event). • The contents of the H1 and H2 bytes will be decremented by “1”, and will be used as the new pointer from this point on. <p>Note: Once the user writes a “1” into this bit-field, the XRT94L33 will automatically clear this bit-field. Hence, there is no need to subsequently reset this bit-field to “0”.</p> |
| 2 | Insert Positive Stuff | R/W | <p>Insert Positive Stuff:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3c POH and Transmit STS-3 TOH Processor blocks to insert a positive-stuff into the outbound STS-3c/STS-3 data stream. This command, in-turn will cause a “Pointer Incrementing” event at the remote terminal.</p> <p>Writing a “0” to “1” transition into this bit-field causes the following to happen.</p> <ul style="list-style-type: none"> • A positive-stuff will occur (e.g., a single stuff-byte will be inserted into the STS-3c/STS-3 data-stream, immediately after the H3 byte position within the outbound STS-3c/STS-3 data stream). • The “I” bits, within the H1 and H2 bytes will be inverted (to denote a “Incrementing” Pointer Adjustment event). • The contents of the H1 and H2 bytes will be incremented by “1”, and will be used as the new pointer from this point on. <p>Note: Once the user writes a “1” into this bit-field, the XRT94L33 will automatically clear this bit-field. Hence, there is no need to subsequently reset this bit-field to “0”.</p> |
| 1 | Insert Continuous NDF Events | R/W | <p>Insert Continuous NDF Events:</p> <p>This READ/WRITE bit-field permits the user configure the Transmit STS-3c POH and Transmit STS-3 TOH Processor blocks to continuously insert a New Data Flag (NDF) pointer adjustment into the outbound STS-3c/STS-3 data stream.</p> <p>Note: As the Transmit STS-3c POH and Transmit STS-3 TOH Processor blocks insert the NDF event into the STS-1/STS-3 data stream, it will proceed to load in the contents of the “Transmit STS-3c POH Arbitrary H1 Pointer” and “Transmit STS-3c POH Arbitrary H2 Pointer” registers into the H1 and H2 bytes (within the outbound STS-3c/STS-3 data stream).</p> <p>0 – Configures the “Transmit STS-3c TOH and Transmit STS-3 POH Processor” blocks to not continuously insert NDF events into the “outbound” STS-3c/STS-3 data stream.</p> <p>1- Configures the “Transmit STS-3c TOH and Transmit STS-3 POH Processor” blocks to continuously insert NDF events into the “outbound” STS-3c/STS-3 data stream.</p> |
| 0 | Insert Single NDF Event | R/W | <p>Insert Single NDF Event:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3c POH and Transmit STS-3 TOH Processor blocks to insert a New Data Flag (NDF) pointer adjustment into the outbound STS-3c/STS-3 data stream.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

| | | |
|--|--|--|
| | | <p>Writing a “0” to “1” transition into this bit-field causes the following to happen.</p> <ul style="list-style-type: none"> • The “N” bits, within the H1 byte will set to the value “1001” • The ten pointer-value bits (within the H1 and H2 bytes) will be set to new pointer value per the contents within the “Transmit STS-3c POH – Arbitrary H1 Pointer” and “Transmit STS-3c POH Arbitrary H2 Pointer” registers (Address Location= 0xN9BF and 0xN9C3). • Afterwards, the “N” bits will resume their normal value of “0110”; and this new pointer value will be used as the new pointer from this point on. <p>Note:</p> <ol style="list-style-type: none"> 1. Once the user writes a “1” into this bit-field, the XRT94L33 will automatically clear this bit-field. Hence, there is no need to subsequently reset this bit-field to “0”. 2. The Address Location of the Transmit STS-3c Arbitrary H1 Pointer Byte register is 0x19BF 3. The Address Location of the Transmit STS-3c Arbitrary H2 Pointer Byte register is 0x19C3 |
|--|--|--|

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 757: Transmit STS-3c Path – SONET Path J1 Byte Control Register (Address Location= 0x19BB)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|---------------------|-------|-----------------------|-------|
| Unused | | | | Message_Length[1:0] | | Insertion_Method[1:0] | |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION | | | | | | | | | | |
|--------------------------|---|------|--|--------------------------|-----------------------------------|----|-------------------------|----|---------------------------------|-------|---|----|-------------------------------------|
| 7 – 4 | Unused | R/O | | | | | | | | | | | |
| 3 - 2 | Message_Length[1:0] | R/W | <p>J1 Message Length[1:0]:</p> <p>These READ/WRITE bit-fields permit the user to specify the length of the J1 Trace Message, that the Transmit STS-3c POH Processor block will transmit. The relationship between the content of these bit-fields and the corresponding J1 Trace Message Length is presented below.</p> <table border="1"> <thead> <tr> <th>MSG LENGTH</th> <th>Resulting J1 Trace Message Length</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>1 Byte</td> </tr> <tr> <td>01</td> <td>16 Bytes</td> </tr> <tr> <td>10/11</td> <td>64 Bytes</td> </tr> </tbody> </table> | MSG LENGTH | Resulting J1 Trace Message Length | 00 | 1 Byte | 01 | 16 Bytes | 10/11 | 64 Bytes | | |
| MSG LENGTH | Resulting J1 Trace Message Length | | | | | | | | | | | | |
| 00 | 1 Byte | | | | | | | | | | | | |
| 01 | 16 Bytes | | | | | | | | | | | | |
| 10/11 | 64 Bytes | | | | | | | | | | | | |
| 1 - 0 | Insertion_Method[1:0] | R/W | <p>J1 Insertion_Method[1:0]:</p> <p>These READ/WRITE bit-fields permit the user to specify the method that he/she will use to insert the J1 byte into the outbound STS-3c SPE. The relationship between the contents of these bit-fields and the corresponding J1 Insertion Method is presented below.</p> <table border="1"> <thead> <tr> <th>J1 Insertion Method[1:0]</th> <th>Resulting Insertion Method</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Insert the value "0x00"</td> </tr> <tr> <td>01</td> <td>Insert from the J1 Trace Buffer</td> </tr> <tr> <td>10</td> <td>Insert from the "Transmit STS-3c Path – Transmit J1 Byte Value Register."</td> </tr> <tr> <td>11</td> <td>Insert via the "TxPOH_n" input port</td> </tr> </tbody> </table> | J1 Insertion Method[1:0] | Resulting Insertion Method | 00 | Insert the value "0x00" | 01 | Insert from the J1 Trace Buffer | 10 | Insert from the "Transmit STS-3c Path – Transmit J1 Byte Value Register." | 11 | Insert via the "TxPOH_n" input port |
| J1 Insertion Method[1:0] | Resulting Insertion Method | | | | | | | | | | | | |
| 00 | Insert the value "0x00" | | | | | | | | | | | | |
| 01 | Insert from the J1 Trace Buffer | | | | | | | | | | | | |
| 10 | Insert from the "Transmit STS-3c Path – Transmit J1 Byte Value Register." | | | | | | | | | | | | |
| 11 | Insert via the "TxPOH_n" input port | | | | | | | | | | | | |

Table 758: Transmit STS-3c Path – Transmit Arbitrary H1 Pointer Register (Address Location= 0x19BF)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|----------|-------|-------|---------|-------|-------|------------------|-------|
| NDF Bits | | | SS Bits | | | H1 Pointer Value | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 4 | NDF Bits | R/W | <p>NDF (New Data Flag) Bits:</p> <p>These READ/WRITE bit-fields permit the user provide the value that will be loaded into the “NDF” bit-field (of the H1 byte), whenever a “0 to 1” transition occurs in Bit 5 (Pointer Force) within the “Transmit STS-3c Path – Transmit Path Control” Register.</p> <p>Note: The Address Location of the Transmit STS-3c Path – Transmit Path Control register is 0x19B7</p> |
| 3 - 2 | SS Bits | R/W | <p>SS Bits</p> <p>These READ/WRITE bit-fields permits the user to provide the value that will be loaded into the “SS” bit-fields (of the H1 byte) whenever a “0 to 1” transition occurs in Bit 5 (Pointer Force) within the “Transmit STS-3c Path – Transmit Path Control” Register.</p> <p>Note:</p> <ol style="list-style-type: none"> The “SS” bits have no functional value, within the H1 byte. The Address Location of the Transmit STS-3c Path – Transmit Path Control register is 0x19B7 |
| 1 - 0 | H1 Pointer Value[1:0] | R/W | <p>H1 Pointer Value[1:0]:</p> <p>These two READ/WRITE bit-fields, along with the constants of the “Transmit STS-3c Path – Transmit Arbitrary H2 Pointer” Register (Address Location= 0xN9C3) permit the user to provide the contents of the Pointer Word.</p> <p>These two READ/WRITE bit-fields permit the user to define the value of the two most significant bits within the Pointer word.</p> <p>Whenever a “0 to 1” transition occurs in Bit 5 (Pointer Force) within the Transmit STS-3c Path – Transmit Path Control” Register, the values of these two bits will be loaded into the two most significant bits within the Pointer Word.</p> <p>Note: The Address Location of the Transmit STS-3c Path – Transmit Path Control register is 0x19B7</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 759: Transmit STS-3c Path – Transmit Arbitrary H2 Pointer Register (Address Location= 0x19C3)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|-------|-------|-------|-------|-------|
| H2 Pointer Value[7:0] | | | | | | | |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-----------------------|------|--|
| 7 - 0 | H2 Pointer Value[7:0] | R/W | <p>H2 Pointer Value[1:0]:</p> <p>These eight READ/WRITE bit-fields, along with the constants of bits 1 and 0 within the “Transmit STS-3c Path – Transmit Arbitrary H1 Pointer” Register permit the user to provide the contents of the Pointer Word.</p> <p>These two READ/WRITE bit-fields permit the user to define the value of the eight least significant bits within the Pointer word.</p> <p>Whenever a “0 to 1” transition occurs in Bit 5 (Pointer Force) within the Transmit STS-3c Path – Transmit Path Control” Register, the values of these eight bits will be loaded into the H2 byte, within the outbound STS-3c/STS-3 data stream.</p> <p>Note:</p> <ol style="list-style-type: none"> 1. The Address Location of the Transmit STS-3c Path – Transmit Arbitrary H1 Pointer” register is 0x19C3 2. The Address Location of the Transmit STS-3c Path – Transmit Path Control register is 0x19B7 |

Table 760: Transmit STS-3c Path – Transmit Current Pointer Byte Register – Byte 1 (Address Location= 0x19C6)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------|-------|----------------------|-------|
| Unused | | | | | | Tx_Pointer_High[1:0] | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------|------|---|
| 7 – 2 | Unused | R/O | |
| 1 - 0 | Tx_Pointer_High[1:0] | R/O | <p>Transmit Pointer Word – High[1:0]:</p> <p>These two READ-ONLY bits, along with the contents of the “Transmit STS-3c Path – Transmit Current Pointer Byte Register – Byte 0” reflect the current value of the pointer (or offset of SPE within the STS-3c frame).</p> <p>These two bits contain the two most significant bits within the “10-bit pointer” word.</p> <p>Note: The Address Location of the Transmit STS-3c Path – Transmit Current Pointer Byte – Byte 0 register is 0x19C7</p> |

Table 761: Transmit STS-3c Path – Transmit Current Pointer Byte Register – Byte 0 (Address Location= 0x19C7)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|---------------------|-------|-------|-------|-------|-------|-------|-------|
| Tx_Pointer_Low[7:0] | | | | | | | |
| R/O | R/O | R/O | R/O | R/O | R/O | R/O | R/O |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------|------|--|
| 7 – 0 | Tx_Pointer_Low[7:0] | R/O | <p>Transmit Pointer Word – Low[7:0]:</p> <p>These two READ-ONLY bits, along with the contents of the “Transmit STS-3c Path – Transmit Current Pointer Byte Register – Byte 1” reflect the current value of the pointer (or offset of SPE within the STS-3c frame).</p> <p>These two bits contain the eight least significant bits within the “10-bit pointer” word.</p> <p>Note: <i>The Address Location of the Transmit STS-3c Path – Transmit Current Pointer Byte – Byte 0 register is 0x19C6</i></p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 762: Transmit STS-3c Path – RDI-P Control Register – Byte 2 (Address Location= 0x19C9)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-----------------------|-------|-------|---------------------------|
| Unused | | | | PLM-P RDI-P Code[2:0] | | | Transmit RDI-P upon PLM-P |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|---|
| 7 – 4 | Unused | R/O | |
| 3 - 1 | PLM-P RDI-P Code[2:0] | R/W | <p>PLM-P (Path – Payload Mismatch) – RDI-P Code:</p> <p>These three READ/WRITE bit-fields permit the user to specify the value that the Transmit STS-3c POH Processor block will transmit, within the RDI-P bit-fields of the G1 byte (within the “outbound” STS-3c SPE), whenever the corresponding Receive STS-3c POH Processor block detects and declares a PLM-P condition.</p> <p>Note: In order to enable this feature, the user must set Bit 0 (RDI-P upon PLM-P) within this register to “1”.</p> |
| 0 | Transmit RDI-P upon PLM-P | R/W | <p>Transmit RDI-P upon PLM-P:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3c POH Processor block to automatically transmit the RDI-P Code (as configured in Bits 3 through 1 – within this register) whenever the corresponding Receive STS-3c POH Processor block declares a PLM-P condition.</p> <p>0 – Disables the automatic transmission of RDI-P upon detection of PLM-P.</p> <p>1 – Enables the automatic transmission of RDI-P upon detection of PLM-P.</p> |

3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER – ATM REGISTERS

Table 763: Transmit STS-3c Path – RDI-P Control Register – Byte 1 (Address Location= 0x19CA)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|-----------------------|-------|-------|---------------------------|------------------------|-------|-------|----------------------------|
| TIM-P RDI-P Code[2:0] | | | Transmit RDI-P upon TIM-P | UNEQ-P RDI-P Code[2:0] | | | Transmit RDI-P upon UNEQ-P |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|----------------------------|------|--|
| 7 - 5 | TIM-P RDI-P Code[2:0] | R/W | <p>TIM-P (Path – Trace Identification Mismatch) – RDI-P Code:</p> <p>These three READ/WRITE bit-fields permit the user to specify the value that the Transmit STS-3c POH Processor block will transmit, within the RDI-P bit-fields of the G1 byte (within the “outbound” STS-3c SPE), whenever the corresponding Receive STS-3c POH Processor block detects and declares a TIM-P condition.</p> <p>Note: In order to enable this feature, the user must set Bit 4 (RDI-P upon TIM-P) within this register to “1”.</p> |
| 4 | Transmit RDI-P upon TIM-P | R/W | <p>Transmit RDI-P upon TIM-P:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3c POH Processor block to automatically transmit the RDI-P Code (as configured in Bits 7 through 5 – within this register) whenever the corresponding Receive STS-3c POH Processor block declares a TIM-P condition.</p> <p>0 – Disables the automatic transmission of RDI-P upon detection of TIM-P.</p> <p>1 – Enables the automatic transmission of RDI-P upon detection of TIM-P.</p> |
| 3 - 1 | UNEQ-P RDI-P Code[2:0] | R/W | <p>UNEQ-P (Path – Unequipped) – RDI-P Code:</p> <p>These three READ/WRITE bit-fields permit the user to specify the value that the Transmit STS-3c POH Processor block will transmit, within the RDI-P bit-fields of the G1 byte (within the “outbound” STS-3c SPE), whenever the corresponding Receive STS-3c POH Processor block detects and declares a UNEQ-P condition.</p> <p>Note: In order to enable this feature, the user must set Bit 4 (RDI-P upon UNEQ-P) within this register to “1”.</p> |
| 0 | Transmit RDI-P upon UNEQ-P | R/W | <p>Transmit RDI-P upon UNEQ-P:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3c POH Processor block to automatically transmit the RDI-P Code (as configured in Bits 7 through 5 – within this register) whenever the corresponding Receive STS-3c POH Processor block declares a UNEQ-P condition.</p> <p>0 – Disables the automatic transmission of RDI-P upon detection of UNEQ-P.</p> <p>1 – Enables the automatic transmission of RDI-P upon detection of UNEQ-P.</p> |

Table 764: Transmit STS-3c Path – RDI-P Control Register – Byte 1 (Address Location= 0x19CB)

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-----------------------|-------|-------|---------------------------|-----------------------|-------|-------|---------------------------|
| LOP-P RDI-P Code[2:0] | | | Transmit RDI-P upon LOP-P | AIS-P RDI-P Code[2:0] | | | Transmit RDI-P upon AIS-P |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|---------------------------|------|--|
| 7 - 5 | LOP-P RDI-P Code[2:0] | R/W | <p>LOP-P (Path – Loss of Pointer) – RDI-P Code:</p> <p>These three READ/WRITE bit-fields permit the user to specify the value that the Transmit STS-3c POH Processor block will transmit, within the RDI-P bit-fields of the G1 byte (within the “outbound” STS-3c SPE), whenever the corresponding Receive STS-3c POH Processor block detects and declares a LOP-P condition.</p> <p>Note: In order to enable this feature, the user must set Bit 4 (RDI-P upon LOP-P) within this register to “1”.</p> |
| 4 | Transmit RDI-P upon LOP-P | R/W | <p>Transmit RDI-P upon LOP-P:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3c POH Processor block to automatically transmit the RDI-P Code (as configured in Bits 7 through 5 – within this register) whenever the corresponding Receive STS-3c POH Processor block declares a LOP-P condition.</p> <p>0 – Disables the automatic transmission of RDI-P upon detection of LOP-P.</p> <p>1 – Enables the automatic transmission of RDI-P upon detection of LOP-P.</p> |
| 3 - 1 | AIS-P RDI-P Code[2:0] | R/W | <p>AIS-P (Path – AIS) – RDI-P Code:</p> <p>These three READ/WRITE bit-fields permit the user to specify the value that the Transmit STS-3c POH Processor block will transmit, within the RDI-P bit-fields of the G1 byte (within the “outbound” STS-3c SPE), whenever the corresponding Receive STS-3c POH Processor block detects and declares an AIS-P condition.</p> <p>Note: In order to enable this feature, the user must set Bit 4 (RDI-P upon AIS-P) within this register to “1”.</p> |
| 0 | Transmit RDI-P upon AIS-P | R/W | <p>Transmit RDI-P upon AIS-P:</p> <p>This READ/WRITE bit-field permits the user to configure the Transmit STS-3c POH Processor block to automatically transmit the RDI-P Code (as configured in Bits 7 through 5 – within this register) whenever the corresponding Receive STS-3c POH Processor block declares a AIS-P condition.</p> <p>0 – Disables the automatic transmission of RDI-P upon detection of AIS-P.</p> <p>1 – Enables the automatic transmission of RDI-P upon detection of AIS-P.</p> |

Table 765: Transmit STS-3c Path – Serial Port Control Register (Address Location= 0x19CF)

| BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
|--------|-------|-------|-------|-------------------------|-------|-------|-------|
| Unused | | | | TxPOH Clock Speed [3:0] | | | |
| R/O | R/O | R/O | R/O | R/W | R/W | R/W | R/W |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| BIT NUMBER | NAME | TYPE | DESCRIPTION |
|------------|-------------------------|------|---|
| 7 – 4 | Unused | R/O | |
| 3 – 0 | TxPOH Clock Speed [3:0] | R/W | <p>TxPOHCik Output Clock Signal Speed:</p> <p>These READ/WRITE bit-fields permit the user to specify the frequency of the “TxPOHCik output clock signal. The formula that relates the contents of these register bits to the “TxPOHCik” frequency is presented below.</p> $\text{FREQ} = 19.44 / [2 * (\text{TxPOH_CLOCK_SPEED} + 1)]$ <p>Note: For STS-3/STM-1 applications, the frequency of the RxPOHCik output signal must be in the range of 0.304MHz to 9.72MHz</p> |

NOTES:

Rev. 2.0.0 – Added description of bits 4, 5, 6 of register 0x011B.

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2007 EXAR Corporation

DataSheet March 2007

Reproduction in part or whole, without prior written consent of EXAR Corporation is prohibited