
General Description

The MAX8677C is an integrated 1-cell Li+ charger and Smart Power Selector™ with dual (DC and USB) power inputs. It can operate with either separate inputs for USB and AC adapter power*, or from a single input that accepts both. All power switches for charging and switching the load between battery and external power are included on-chip. No external MOSFETs are required.

The MAX8677C features a Smart Power Selector to make the best use of limited USB or adapter power. The battery charge current and input current limit are independently set up to 1.5A and 2A, respectively. Input power not used by the system charges the battery. USB input current can be set to 100mA or 500mA. Automatic input selection switches the system load from battery to external power.

Other features include overvoltage protection (OVP), charge status and fault outputs, power-OK monitors, charge timer, and battery thermistor monitor. Additionally, on-chip thermal limiting reduces the battery charge rate to prevent overheating. The MAX8677C is available in a 4mm x 4mm, 24-pin TQFN-EP package.

> **Applications** PDAs, Palmtops, and Wireless Handhelds Smart Cell Phones Portable Media/MP3 Players **GPS** Navigation **Digital Cameras**



Typical Operating Circuit

M/X/M

Maxim Integrated Products 1

Features

- Complete Charger and Smart Power Selector
- No External MOSFETs Required
- Common or Separate USB and Adapter Inputs
- System Operates with Discharged or No Battery
- Automatic Adapter/USB/Battery Switchover
- Load Peaks Over Adapter Rating Are Supported by Battery
- Input Overvoltage Protection to 16V
- ♦ 40mΩ System-to-Battery Switch
- Thermal Regulation Prevents Overheating
- ♦ PREQ, CHG, DOK, UOK, and FLT Indicators
- ♦ 4.35V (typ) SYS Regulation Voltage


Ordering Information

PART	PART TEMP RANGE		PKG CODE	
MAX8677CETG+	-40°C to +85°C	24 TQFN-EP** (4mm x 4mm)	T2444-4	

+Denotes a lead-free package.

**EP = Exposed paddle.

Pin Configuration



*Protected by US Patent #6,507,172. Smart Power Selector is a trademark of Maxim Integrated

Products, Inc.

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

DC, PEN1 to GND USB to GND	
VL to GND	0.3V to +4V
BAT, SYS, CEN, USUS, PEN2, TSET to GND	0.3V to +6V
THM, PSET, ISET, CT to GND	0.3V to VL + 0.3V
PREQ, CHG, DOK, UOK, FLT to GND	0.3V to +6V
EP (exposed paddle) to GND	0.3V to +0.3V
DC Continuous Current (total in 2 pins)	2.4A _{RMS}
SYS Continuous Current (total in 2 pins)	2.4ARMS

USB Continuous Current (total in 2 pins)	2.0A _{RMS}
BAT Continuous Current (total in 2 pins)	
Continuous Power Dissipation (T _A = +70°C)	
(derate 27.8mW/°C above +70°C)	2222mW
Operating Temperature Range	40°C to +85°C
Junction Temperature Range	40°C to +125°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DC} = 5V, THM = \overline{CEN} = USUS = GND, V_{BAT} = 4V, V_{PEN1} = V_{PEN2} = 5V, USB, TSET, \overline{PREQ}, \overline{CHG}, \overline{DOK}, \overline{UOK}, \overline{FLT}$ are unconnected, $T_A = -40^{\circ}$ C to $+85^{\circ}$ C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C.) (Note 1)

PARAMETER	со	NDITIONS	MIN	ТҮР	MAX	UNITS
DC-TO-SYS PREREGULATOR						•
DC Operating Range			4.1		6.6	V
DC Standoff Voltage	$V_{BAT} = V_{SYS} = 0V$				14	V
DC Undervoltage Threshold	When $V_{\overline{DOK}}$ goes low, V_{DC}	When $V_{\overline{\text{DOK}}}$ goes low, V_{DC} rising, 500mV typical hysteresis				V
DC Overvoltage Threshold	When $V_{\overline{DOK}}$ goes high, V_{D}	When $V_{\overline{\text{DOK}}}$ goes high, V_{DC} rising, 360mV typical hysteresis				V
DC Suzzlu Current	$I_{SYS} = I_{BAT} = 0 mA, V_{\overline{CEN}}$	= 0V		1	2	100 Å
DC Supply Current	$I_{SYS} = I_{BAT} = 0mA, V_{\overline{CEN}}$	= 5V		0.8	1.5	mA
DC Shutdown Current	$V_{DC} = V_{\overline{CEN}} = USUS = 5V_{\overline{CEN}}$	$V_{DC} = V_{\overline{CEN}} = USUS = 5V, V_{PEN1} = 0V$				μA
DC-to-SYS On-Resistance	$I_{SYS} = 400 \text{mA}, V_{\overline{CEN}} = 5 \text{V}$		0.2	0.35	Ω	
DC-to-BAT Dropout Voltage	When SYS regulation and 150mV hysteresis	When SYS regulation and charging stops, V _{DC} falling, 150mV hysteresis				mV
	V _{DC} = 6V, V _{SYS} = 5V, T _A = +25°C	$R_{PSET}= 1.5 k\Omega$	1800	2000	2200	mA
		$R_{PSET} = 3k\Omega$	900	1000	1100	
DC Current Limit		$R_{PSET} = 6.3 k\Omega$	450	475	500	
(See Table 2 for Input Source Control)		$V_{PEN1} = 0V, V_{PEN2} = 5V$ (500mA USB mode)	450	475	500	
		V _{PEN1} = 0V, V _{PEN2} = 0V (100mA USB mode)	80	95	100	
PSET Resistance Range			1.5		6.3	kΩ
SYS Regulation Voltage	$V_{DC} = 6V$, $I_{SYS} = 1$ mA to 1	1.75A, V <u>CEN</u> = 5V	4.29	4.35	4.40	V
	Connecting DC when no L	Connecting DC when no USB present				ms
Input Current Soft-Start Time	Connecting DC with USB present			50		μs
Thermal-Limit Temperature	Die temperature at which or are reduced	Die temperature at which charging and input current limits are reduced				°C
Thermal-Limit Gain	ISYS reduction/die tempera	ature (above +100°C)		5		%/°C
VL Voltage	$I_{VL} = 0$ to 10mA		3.0	3.3	3.6	V

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DC} = 5V, THM = \overline{CEN} = USUS = GND, V_{BAT} = 4V, V_{PEN1} = V_{PEN2} = 5V, USB, TSET, PREQ, CHG, DOK, UOK, FLT are unconnected, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)$

PARAMETER	CO	NDITIONS	MIN	ТҮР	MAX	UNITS	
USB-TO-SYS PREREGULATOR							
USB Operating Range			4.1		6.6	V	
USB Standoff Voltage	$V_{BAT} = V_{SYS} = 0V$				8	V	
USB Undervoltage Threshold	When $V_{\overline{UOK}}$ goes low, V_{US}	SB rising, 500mV hysteresis	3.95	4.0	4.05	V	
USB Overvoltage Threshold	When $V_{\overline{UOK}}$ goes high, V_{L}	JSB rising, 100mV hysteresis	6.8	6.9	7.0	V	
USB Supply Current	$I_{SYS} = I_{BAT} = 0mA, V_{\overline{CEN}}$	= 0V, V _{PEN2} = 0V		1	2	mA	
USB Supply Current	$I_{SYS} = I_{BAT} = 0mA, V_{\overline{CEN}}$	$SYS = I_{BAT} = 0 MA$, $V_{\overline{CEN}} = 5V$, $V_{PEN2} = 0V$				ШA	
USB Shutdown Current	DC = unconnected, V_{USB}	$= V \overline{CEN} = V_{USUS} = 5V$		190	333	μA	
USB-to-SYS On-Resistance	DC = unconnected, V_{USB}	$= V\overline{CEN} = 5V, I_{SYS} = 400mA$		0.2	0.31	Ω	
USB-to-BAT Drop-Out Voltage	When SYS regulation and 250mV hysteresis	charging stops, V _{USB} falling,	10	50	90	mV	
USB Current Limit	DC = unconnected,	VPENZ = 5V		475	500		
(See Table 2 for Input Source Control)	$V_{USB} = 5V,$ $T_A = +25^{\circ}C$	V _{PEN1} = 0V, V _{PEN2} = 0V	80	95	100	- mA	
SYS Regulation Voltage	DC = unconnected, V _{USB} I _{SYS} = 1mA to 400mA, V \overline{C}	4.29	4.35	4.40	V		
Input Limiter Soft-Start Time	Input current ramp time	Input current ramp time				μs	
Thermal-Limit Start Temperature			+100		°C		
Thermal-Limit Gain	ISYS reduction/die tempera	ature (above +100°C)		5		%/°C	
VL Voltage	DC = unconnected, V_{USB}	$= 5V; I_{VL} = 0 \text{ to } 10\text{mA}$	3.0	3.3	3.6	V	
CHARGER							
BAT-to-SYS On-Resistance	$V_{DC} = 0V, V_{BAT} = 4.2V, I_S$	YS = 1A		0.04	0.08	Ω	
BAT-to-SYS Reverse Regulation Voltage	VPEN1 = VPEN2 = 0V, ISYS	= 200mA	40	68	90	mV	
		$T_A = +25^{\circ}C$	4.179	4.2	4.221		
BAT Regulation Voltage	$I_{BAT} = 0mA$	$T_A = 0^{\circ}C \text{ to } +85^{\circ}C$	4.158	4.2	4.242	V	
BAT Recharge Threshold	Change in VBAT from DON	IE to fast-charge	-135	-95	-45	mV	
BAT Charge-Current Set Range	$R_{ISET} = 10k\Omega$ to $2k\Omega$ (Note	e 2)	0.3		1.5	А	
		$R_{ISET} = 2.4 k\Omega$	1125	1250	1375		
		$R_{ISET} = 4k\Omega$	675	750	825		
		$R_{ISET} = 10k\Omega$	270	300	330		
BAT Charge-Current Accuracy,	$V_{SYS} = 5.5V,$	$R_{ISET} = 4k\Omega$, $V_{BAT} = 2.5V$ (prequal mode)	50	75.0	100	mA	
Charger Loop in Control	$T_A = 0^{\circ}C$ to +85°C	$R_{ISET} = 6.2k\Omega$, $V_{BAT} = 2.5V$ (prequal mode)	23	48	73		
		$R_{ISET} = 10k\Omega$, $V_{BAT} = 2.5V$ (prequal mode)		30			


ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DC} = 5V, THM = \overline{CEN} = USUS = GND, V_{BAT} = 4V, V_{PEN1} = V_{PEN2} = 5V, USB, TSET, PREQ, CHG, DOK, UOK, FLT are unconnected, T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)$

PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS	
ISET Voltage	$ \begin{array}{l} R_{ISET} = 4 k \Omega, \ I_{BAT} = 500 mA \\ (V_{ISET} = 1.5 V \ at \ full \ charge \ current) \end{array} $			0.9	1.0	1.1	V	
Charger Soft-Start Time	Charge-current rar	np time			1.5		ms	
BAT Prequal Threshold	VBAT rising, 180m	/ hysteresis		2.9	3	3.1	V	
	101	No DC or USE	B power connected		3	6		
BAT Leakage Current	$V_{BAT} = 4.2V$	DC or USB co	onnected, $V\overline{CEN} = 5V$		3	6	μA	
		V _{TSET} = 0			5			
DONE Threshold as a Percentage of Fast-Charge	IBAT decreasing	V _{TSET} = open			10		%	
reicentage of rast-charge		$V_{TSET} = V_L$			15		/0	
Maximum Prequal Time	-	From V _{CEN} falling to end of prequal charge, V _{BAT} = 2.5V, C _T = 0.068 μ F			30		Min	
Maximum Fast-Charge Time	From VCEN falling	to V _{FLT} falling, C ₁	Γ = 0.068μF		300		Min	
Timer Accuracy	C _T = 0.068µF					+20	%	
Timer Extend Threshold	Percentage of fast-charge current below which timer clock operates at half speed				50		%	
Timer Suspend Threshold	Percentage of fast- clock pauses		20		%			
тнм								
THM Threshold, Cold	When charging is s	suspended, 2% h	nysteresis	72	74	76	% of V	
THM Threshold, Hot	When charging is s	suspended, 2% h	nysteresis	26	28	30	% of V	
THM Threshold, Disabled	When THM function	n is disabled			3		% of V	
	THM = GND or V_L ;	$T_A = +25^{\circ}C$		-0.1	0.001	+0.2		
THM Input Leakage	THM = GND or V_L ;	$T_A = +85^{\circ}C$			0.01		μA	
LOGIC I/O: CHG, FLT, PREQ, D	OK, UOK, PEN1, PE	N2, CEN, TSET,	USUS					
	High level			1.3			V	
Logic Input Thresholds	Low level	Low level				0.4	V	
	Hysteresis				50		mV	
	High level			V _L - 0.3				
TSET Input Threshold	Midlevel			1.2		V _L - 1.2	V	
	Low level	Low level				0.3		
	TSET = GND			-20	-6			
TSET Input-Bias Current	$TSET = V_L$				6	20	μΑ	
Logic Input-Leakage Current	$V_{\rm INDUT} = 0 to 5.5V$		$T_A = +25^{\circ}C$		0.001	1	μA	
Logio input-Leakage Ouriell	$V_{\text{INPUT}} = 0 \text{ to } 5.5V \qquad \qquad T_{\text{A}} = +85^{\circ}\text{C}$			0.01		μΑ		
Logic Output Voltage, Low	Sinking 1mA				25	100	mV	
Logic Output-Leakage Current,	$V_{OUT} = 5.5V$		$T_A = +25^{\circ}C$		0.001	1	Δ	
High	VUUT - 0.0V	$V_{OUT} = 5.5V \qquad \qquad T_{A} = +85^{\circ}C$			0.01		μA	

Note 1: Limits are 100% production tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range are guaranteed by design. **Note 2:** Guaranteed by design.

Typical Operating Characteristics



M/XI/M

MAX8677

Typical Operating Characteristics (continued)

V_{DC} (V)

MXXIM

NORMALIZED CHARGE CURRENT vs. AMBIENT BATTERY REGULATION VOLTAGE SYS OUTPUT VOLTAGE **TEMPERATURE (LOW IC POWER DISSIPATION)** vs. USB VOLTAGE vs. TEMPERATURE 1.0100 4.205 4.40 $V_{USB} = 5V, V_{BAT} = 4V$ $V_{BAT} = 4V$ 1.0075 4.35 NO SYS LOAD-S 4.200 4.200 4.195 4.195 4.190 **JORMALIZED CHARGE CURREN** 1.0050 4.30 1.0025 4.25 (2) (2) (3) (4.20) (4.20) 1.0000 0.9975 4.15 AUTERY 4.185 0.9950 4.10 0.9925 4.05 40ppm/°C 0.9900 4.180 4.00 2 -40 -15 10 35 60 85 -40 -15 10 35 60 85 0 1 3 4 5 6 7 8 V_{USB} (V) AMBIENT TEMPERATURE (°C) TEMPERATURE (°C) SYS OUTPUT VOLTAGE SYS OUTPUT VOLTAGE vs. SYS OUTPUT SYS OUTPUT VOLTAGE vs. DC VOLTAGE **CURRENT (USB AND DC DISCONNECTED)** vs. SYS OUTPUT CURRENT (DC) 4.40 4.5 5.5 $\dot{V}_{BAT} = \dot{4}V$ $V_{BAT} = 4V$ $V_{BAT} = 4V$ 4.4 NO SYS LOAD PEN1 = 1, PEN2 = X 4.35 THE SLOPE OF THIS LINE $\overline{\text{CEN}} = 1$ 5.1 4.3 SHOWS THAT THE BAT-TO-SYS 4.30 RESISTANCE IS $40m\Omega$ 4.2 4.25 4.7 V_{SYS} (V) V_{SYS} (V) 4.1 4.0 4.3 4 15 3.9 4.10 3.8 39 4.05 3.7 4.00 3.6 3.5 0 2 4 6 8 10 12 14 0 0.5 1.0 1.5 2.0 0 0.5 1.0 1.5 2.0 2.5 3.0 $V_{DC}(V)$ I_{SYS} (A) I_{SYS} (A) **VL OUTPUT VOLTAGE** SYS OUTPUT VOLTAGE vs. SYS OUTPUT CURRENT vs. DC VOLTAGE 3.5 5.1 $V_{BAT} = 4V$ 49 $V_{USB} = 5V$ 3.0 PEN1 = X4.7 $\overline{CFN} = 1$ 2.5 $I_{VL} = 10 \text{mA}$ 4.5 V_{SYS} (V) 2.0 S 4.3 \leq $I_{VL} = 0 m \dot{A}$ 500mA USB 1.5 4.1 1.0 3.9 10⁰mA 0.5 3.7 3.5 0 0 0.5 1.0 1.5 2.0 2.5 0 2 4 6 8 10 12 14 3.0


I_{SYS} (A)

 $(T_A = +25^{\circ}C, unless otherwise noted.)$


6


Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, unless otherwise noted.)$




DC CONNECT WITH USB CONNECTED ($R_{SYS} = 25\Omega$)











USB CONNECT WITH NO DC $(R_{SYS} = 20\Omega)$





Pin Description

PIN	NAME	FUNCTION
1	PREQ	Charge Prequal Output. Active-low, open-drain output pulls low when the charger enters the prequal state. See Figure 5.
2, 3	DC	DC Power Input. DC is capable of delivering up to 2A to SYS. DC supports both AC adapter and USB inputs. The DC current limit is set with PEN1, PEN2, USUS, and RPSET. See Table 2. Both DC pins must be connected together externally.
4	CEN	Charger Enable Input. Connect $\overline{\text{CEN}}$ to GND to enable battery charging when a valid source is connected at DC or USB. Connect to VL or drive high with a logic signal to disable battery charging.
5	PEN1	DC Input Limit Control. If PEN1 is high, the DC input current limit is 3000/RPSET. If PEN1 is low, the DC limit is set by PEN2 and USUS. See Table 2.

200µs/div

M/X/M

8

_Pin Description (continued)

PIN	NAME	FUNCTION
6	PEN2	USB High/Low Control. PEN2 sets the DC or USB current limit to 100mA (PEN2 low) or 500mA (PEN2 high). PEN2 controls both DC and USB current limits when PEN1 is low. See Table 2.
7	PSET	DC Input Current-Limit Set. Connect a resistor to ground to program the DC current limit to 3000/RPSET.
8	VL	Logic LDO Output. VL is the output of an LDO that powers the MAX8667A internal circuitry. VL also provides 3.3V at up to 10mA to power external circuitry. Connect a 0.1µF capacitor from VL to GND.
9	GND	Ground
10	СТ	Charge Timer Program Pin. A capacitor from CT to GND sets the fast-charge (t _{FSTCHG}) and prequal (t _{PREQUAL}) fault timers. Connect to GND to disable the timer.
11	ISET	Charge Current Set Input. A resistor (R _{ISET}) from ISET to GND programs the maximum charge current up to 1.5A. The prequal charge current is 10% of the set maximum charge current.
12	THM	Thermistor Input. Connect a negative temperature coefficient (NTC) thermistor that has good thermal contact with the battery from THM to GND. Connect a resistor equal to the thermistor +25°C resistance from THM to VL. Charging is suspended when the thermistor is outside the hot and cold limits. Connect THM to GND to disable the thermistor temperature sensor.
13	USUS	USB Suspend Input. With PEN1 low, driving USUS high turns off both the USB and DC inputs. With PEN1 high, driving USUS high turns off only the USB input. See Table 2.
14	TSET	Termination Current Set Pin. Connect to GND, leave open, or connect to VL for a 5%, 10%, or 15% (of I _{CHGMAX}) termination current (I _{TERM}) threshold.
15, 16	USB	USB Power Input. USB is capable of delivering up to 0.5A to SYS. The USB current limit is set with PEN2 and USUS. See Table 2. Both USB pins must be connected together externally.
17, 18	BAT	Battery Connection. Connect to a single-cell Li+ battery. The battery charges from SYS when a valid source is present at DC or USB. BAT powers SYS when neither DC nor USB power is present, or when the SYS load exceeds the input current limit. Both BAT pins must be connected together externally.
19	CHG	Charger Status Output. Active-low, open-drain output pulls low when the battery is in fast-charge or prequal. Otherwise, CHG is high impedance.
		System Supply Output. SYS is connected to BAT through an internal $40m\Omega$ system load switch when DC or USB is invalid, or when the SYS load is greater than the input current limit.
20, 21	SYS	When a valid voltage is present at DC or USB, SYS is limited to 4.35V. When the system load (I _{SYS}) exceeds the DC or USB current limit, SYS is regulated to 68mV below BAT, and both the USB input and the battery service SYS.
		Bypass SYS to GND with a 10µF X5R or X7R ceramic capacitor. Both SYS pins must be connected together externally.
22	DOK	DC Power-OK Output. Active-low, open-drain output pulls low when a valid input is detected at DC.
23	UOK	USB Power-OK Output. Active-low, open-drain output pulls low when a valid input is detected at USB.
24	FLT	Fault Output. Active-low, open-drain output pulls low when the battery timer expires before prequal or fast-charge complete.
_	EP	Exposed Paddle. Connect the exposed paddle to GND. Connecting the exposed paddle does not remove the requirement for proper ground connections to the appropriate pins.




Figure 1. Block Diagram

Circuit Description

The MAX8677C contains an Li+ battery charger, as well as power MOSFETs and control circuitry to manage power flow in portable devices. See Figure 1. The

charger has two power inputs, DC and USB. These can be separately connected to an AC adapter output and a USB port, or the DC input can be a single power input that connects to either an adapter or USB. Logic inputs, PEN1 and PEN2, select the correct current limits



MAX8677C




Figure 2. Typical Application Circuit Using Separate DC and USB Connectors

for two-input or single-input operation. Figure 2 is the typical application circuit using separate DC and USB connectors. Figure 3 is the typical application circuit using a Mini 5-style connector or other DC/USB common connector.

In addition to charging the battery, the MAX8677C also supplies power to the system through the SYS output.

The charging current is also provided from SYS so that the set input current limit controls the total SYS current, which is the sum of the system load current and the battery-charging current. SYS is powered from either the DC input pin or the USB input pin. If both the DC and USB are connected, DC takes precedence.

M/IXI/M

MAX8677C




Figure 3. Typical Application Circuit Using Mini 5-Style Connector or Other DC/USB Common Connector

In some instances, there may not be enough adapter current or USB current to supply peak system loads. The MAX8677C Smart Power Selector circuitry offers flexible power distribution from an AC adapter or USB source to the battery and system load. The battery is charged with any available power not used by the system load. If a system load peak exceeds the input current limit, supplemental current is taken from the battery. Thermal limiting prevents overheating by reducing power drawn from the input source. In the past, it might have been necessary to reduce system functionality to limit current drain when a USB source is connected. However, in the MAX8677C, this is no longer the case. When the DC or USB source hits its limit, the battery supplies supplemental current to maintain the load.

COMPONENT (FIGURES 2, 3)	FUNCTION	PART		
CIN	Input filter capacitor	4.7µF ceramic capacitor		
CL	VL filter capacitor	0.1µF ceramic capacitor		
C _{SYS} SYS output bypass capacitors		10µF ceramic capacitor		
CBAT	Battery bypass capacitor	4.7µF ceramic capacitor		
СТ	Charger timing capacitor	0.068µF low TC ceramic capacitor		
R _{PU} (x 4)	Logic output pullup resistors	560kΩ		
THM	Negative TC thermistor	Phillips NTC thermistor, P/N 2322-640-63103, 10k Ω ±5% at +25°C		
RT	THM pullup resistor	10kΩ ±1%		
Rpset	Input current-limit programming resistor	$1.5k\Omega \pm 1\%$ for 2A limit		
RISET	Fast-charge current programming resistor	$3k\Omega \pm 1\%$ for 1A charging		

Table 1. External Components List for Figures 2 and 3

The MAX8677C features OVP. Part of this protection is a 4.35V voltage limiter at SYS. If the DC or USB input exceeds 4.35V, SYS still limits at 4.35V.

The MAX8677C has numerous other charging and power-management features, which are detailed in the following sections.

Smart Power Selector

The MAX8677C Smart Power Selector seamlessly distributes power between the external inputs, the battery, and the system load (Figure 4). The basic functions performed are:

- With both an external power supply (USB or adapter) and battery connected:
 - When the system load requirements are less than the input current limit, the battery is charged with residual power from the input.
 - When the system load requirements exceed the input current limit, the battery supplies supplemental current to the load.
- When the battery is connected and there is no external power input, the system is powered from the battery.
- When an external power input is connected and there is no battery, the system is powered from the external power input.

A thermal-limiting circuit reduces the battery charge rate and external power-source current to prevent the MAX8677C from overheating.

System Load Switch

An internal 40m Ω MOSFET connects SYS to BAT (Q3, Figure 4) when no voltage source is available at DC or USB. When an external source is detected at DC or USB, this switch is opened and SYS is powered from the valid input source through the input limiter.

The SYS-BAT switch also holds up SYS when the system load exceeds the input current limit. If that should happen, the SYS-BAT switch turns on so that the battery supplies additional SYS load current. If the system load continuously exceeds the input current limit, the battery does not charge, even though external power is connected. This is not expected to occur in most cases, since high loads usually occur only in short peaks. During these peaks, battery energy is used, but at all other times the battery charges.




Figure 4. Smart Power Selector Block Diagram

MAX8677

Input Limiter

The input voltage limiter is essentially an LDO regulator. While in dropout, the regulator dissipates a small I²R loss through the 0.2 Ω MOSFET (Q1, Figure 4) between DC and SYS. With an AC adapter or USB source connected, the input limiter distributes power from the external power source to the system load and battery charger. In addition to the input limiter's primary function of passing power to the system and charger loads at SYS, it performs several additional functions to optimize use of available power:

 Input Voltage Limiting. If an input voltage is above the overvoltage threshold (6.9V typ), the MAX8677C enters overvoltage lockout (OVLO). OVLO protects the MAX8677C and downstream circuitry from highvoltage stress up to 14V at DC and 8V at USB. In OVLO, VL remains on, the input switch that sees overvoltage (Q1, Q3, Figure 4) opens, and the appropriate power-monitor output (DOK, UOK) is high impedance, and CHG is high impedance.

If both DC and USB see overvoltage, both input switches (Q1 and Q2, Figure 4) open and the charger turns off. The BAT-SYS switch (Q3, Figure 4) closes, allowing the battery to power SYS.

An input is also invalid if it is less than BAT, or less than the DC undervoltage threshold of 3.5V (falling). With an invalid input voltage, SYS connects to BAT through a $40m\Omega$ switch (Q3, Figure 4).

• Input Overcurrent Protection. The current at DC and USB is limited to prevent input overload. This current limit can be selected to match the capabilities of the source, whether it is a 100mA or 500mA USB source, or an AC adapter. When the load exceeds the input current limit, SYS drops to 68mV below BAT and the battery supplies supplemental load current.

- Thermal Limiting. The MAX8677C reduces input limiter current by 5%/°C when its die temperature exceeds +100°C. The system load (SYS) has priority over the charger current, so input current is first reduced by lowering charge current. If the junction temperature still reaches +120°C in spite of chargecurrent reduction, no input (DC or USB) current is drawn, the battery supplies the entire system load, and SYS is regulated at 68mV below BAT. Note that this on-chip thermal-limiting circuitry is not related to and operates independently from the thermistor input. Adaptive Battery Charging. While the system is
- Adaptive Battery Charging. While the system is powered from DC, the charger draws power from SYS to charge the battery. If the charger load plus system load exceeds the input current limit, an adaptive charger control loop reduces charge current to prevent the SYS voltage from collapsing. Maintaining a higher SYS voltage improves efficiency and reduces power dissipation in the input limiter.

The total current through the switch (Q1 or Q2 in Figure 4) is the sum of the load current at SYS and the battery charging current. The limiter clamps at 4.35V, so input voltages greater than 4.35V can increase power dissipation in the limiter. The limiter power loss is (V_{DC} - 4.35) x I, but not less than I² x 0.2 Ω . Also note that the MAX8677C turns off any input that exceeds 6.9V (nominal).

DC and USB Connections and Current-Limit Options

Input Current Limit

The input and charger current limits are set as shown in Table 2. It is often preferable to change the input current limit as the input power source is changed. The MAX8677C facilitates this by allowing different input current limits for DC and USB as shown in Table 2.

POWER SOURCE	DOK	υοκ	PEN1	PEN2	USUS	DC INPUT CURRENT LIMIT	USB INPUT CURRENT LIMIT	MAXIMUM CHARGE CURRENT*
AC adapter at DC input	L	Х	Н	Х	Х	3000/R _{PSET}		3000/RISET
	L	Х	L	L	L	100mA	USB input off;	100mA
USB power at DC input	L	Х	L	Н	L	500mA	DC input has priority	500mA
	L	Х	L	Х	Н	USB suspend	priority	0
	Н	L	Х	L	L		100mA	2000/Dia==
USB power at USB input; DC unconnected	Н	L	Х	Н	L	No DC input	500mA	3000/RISET
	Н	L	Х	Х	Н		USB suspend	0
DC and USB unconnected	Н	Н	Х	Х	Х		No USB input	0

Table 2. Input Limiter Control Logic

*Charge current cannot exceed the input current limit. Charge may be less than the maximum charge current if the total SYS load exceeds the input current limit.



Soft-Start

When the input current limit is reached, the first action taken by the MAX8677C is to reduce the battery charge current. This allows the regulator to stay in dropout, or at 4.35V, during heavy loads, thus reducing power dissipation. If, after the charge current is reduced to 0mA, the load at SYS still exceeds the input current limit, SYS begins to fall. When the SYS voltage drops to BAT, the SYS-BAT switch turns on, using battery power to support the system load during the load peak.

The MAX8677C features flexible input connections (at the DC and USB input pins) and current-limit settings (set by PEN1, PEN2, PSET, and ISET) to accommodate nearly any input power configuration. However, it is expected that most systems use one of two external power schemes: separate connections for USB and an AC adapter, or a single connector that accepts either USB or AC adapter output. Input and charger current limit are controlled by PEN1, PEN2, RPSET, and RISET, as shown in Table 2.

Separate Adapter and USB Connectors

When the AC adapter and USB have separate connectors, the adapter output connects to DC and the USB source connects to USB. PEN1 is permanently tied high (to DC or VL). The DC current limit is set by RPSET, while the USB current limit is set by PEN2 and USUS.

Single Common Connector for USB or Adapter

When a single connector is used for both AC adapter and USB sources, the DC input is used for both input sources. When an AC adapter is connected at DC, PEN1 should be pulled high to select the current limit set by RPSET. When a USB source is connected, PEN1 should be low to select 500mA, 100mA, or USB suspend (further selected by PEN2 and USUS). PEN1 can be pulled up by the AC adapter power to implement hardware adapter/USB selection.

USB Suspend

Driving USUS high when PEN1 is low turns off charging, as well as the SYS output and reduces input current to 190µA to accommodate USB suspend mode.

Power Monitor Outputs (UOK, DOK)

DOK is an open-drain output that pulls low when the DC input has valid power. UOK is an open-drain output that pulls low when the USB input sees valid power. A valid input for DC or USB is between 4.1V and 6.6V. If a single power-OK output is preferred, DOK and UOK can be wire-ORed together. The combined output then pulls low if either USB or DC sees a valid input.


To prevent input transients that can cause instability in the USB or AC adapter power source, the rate of change of input current and charge current is limited. When a valid DC or USB input is connected, the input current limit is ramped from zero to the set current-limit value (as shown in Table 2). If DC is connected with no USB power present, input current ramps in 1.5ms. If DC is connected with USB already present, input current ramps in 50µs. When USB is connected with no DC present, input current also ramps in 50µs. If USB is connected with DC already present, the USB input is ignored.

If an adapter is plugged into DC while USB is already powered, the input current limit reramps from zero back up to the DC current limit so that the AC adapter does not see a load step. During this transition, if the input current limit is below the SYS load current, the battery supplies the additional current needed to support the load. Additionally, capacitance can be added to SYS to support the load during input power transitions.

When the charger is turned on, charge current ramps from zero to the ISET current value in typically 1.5ms. Charge current also ramps when transitioning to fast-charge from prequal and when changing the USB charge current from 100mA to 500mA with PEN2. There is no dl/dt limiting, however, if ISET is changed suddenly using a switch at $R_{\rm ISET}$.

Battery Charger

The battery charger state diagram is illustrated in Figure 5. With a valid DC or USB input, the battery charger initiates a charge cycle when the charger is enabled. It first detects the battery voltage. If the battery voltage is less than the BAT pregual threshold (3.0V), the charger enters pregual mode in which the battery charges at 10% of the maximum fast-charge current. This reduced charge rate ensures that the battery is not damaged by the fast-charge current while deeply discharged. Once the battery voltage rises to 3.0V, the charger transitions to fast-charge mode and applies the maximum charge current. As charging continues, the battery voltage rises until it approaches the battery regulation voltage (4.2V) where charge current starts tapering down. When charge current decreases to 5%, 10%, or 15% (as set by TSET) of the fast-charge current, the charger enters a brief 15s top-off, and then charging stops. If the battery voltage subsequently drops below the 4.1V recharge threshold, charging restarts and the timers reset.



Charge Enable (CEN)

When CEN is low, the charger is on. When CEN is high, the charger turns off. CEN does not affect the SYS output. In many systems, there is no need for the system controller (typically a microprocessor) to disable the charger, because the MAX8677C Smart Power Selector circuitry independently manages charging and adapter/battery power hand-off. In these situations, CEN can be connected to ground.

Setting the Charge Current

ISET adjusts charge current to match the capacity of the battery. A resistor from ISET to ground sets the maximum fast-charge current:

ICHGMAX = 2000 x 1.5V/RISET = 3000/RISET

Determine the I_{CHGMAX} value by considering the characteristics of the battery. It is not necessary to limit the charge current based on the capabilities of the expected AC adapter/USB charging input, the system load, or thermal limitations of the PCB. The MAX8677C automatically adjusts the charging algorithm to accommodate these factors.

Monitoring the Charge Current

In addition to setting the charge current, ISET can also be used to monitor the actual current charging the battery. The ISET output voltage is:

VISET = ICHG x 1.5V/ICHGMAX = ICHG x RISET/2000

where I_{CHGMAX} is the set fast-charge current and I_{CHG} is the actual battery charge current. A 1.5V output indicates the battery is being charged at the maximum set fast-charge current; 0V indicates no charging. This voltage is also used by the charger control circuitry to set and monitor the battery current. Avoid adding more than 10pF capacitance directly to the ISET pin. If filtering of the charge-current monitor is necessary, add a resistor of 100k Ω or more between ISET and the filter capacitor to preserve charger stability. See Figure 6.

Note that the actual charge current can be less than the set fast-charge current when the charger enters voltage mode or when charge current is reduced by the input current limiter or thermal limiter. This prevents the charger from overloading the input source or overheating the system.

Charge Termination

When the charge current falls to the termination threshold AND the charger is in voltage mode, charging is complete. Charging continues for a brief 15s top-off period and then enters the DONE state in which charging stops. The termination current threshold (ITERM) is set by TSET to a percentage of the fast-charge current:

Connect TSET to GND for ITERM = ICHGMAX X 5%






Figure 6. Monitoring the Charge Current with the ISET Voltage

Leave TSET open for ITERM = ICHGMAX x 10%

Connect TSET to VL for ITERM = ICHGMAX x 15%

Note that if charge current falls to ITERM as a result of the input or thermal limiter, the charger does not enter DONE. For the charger to enter DONE, the charge current must be less than ITERM, the charger must be in voltage mode, and the input or thermal limiter must not be reducing the charge current. The charger exits the DONE state, and fast charge resumes if the battery voltage subsequently drops 100mV or if CEN is cycled.

Charge Status Outputs

Charge Output (CHG)

CHG is an open-drain, active-low output that is low during charging. CHG is low when the battery charger is in its prequalification and fast-charge states. When charge current falls to the charge termination threshold and the charger is in voltage mode, CHG goes high impedance. CHG goes high impedance if the thermistor causes the charger to enter temperature suspend mode.

When the MAX8677C is used with a microprocessor (μ P), connect a pullup resistor between CHG and the logic I/O voltage to indicate charge status to the μ P. Alternatively, CHG can sink up to 20mA for an LED indicator.

Prequal Output PREQ

PREQ is an open-drain, active-low output that goes low when the charger is in prequal state.

When the MAX8677C is used in conjunction with a μ P, connect a pullup resistor between \overline{PREQ} and the logic I/O voltage to indicate charge status to the μ P. Alternatively, \overline{PREQ} can sink up to 20mA for an LED indicator.

Fault Output (FLT) and Charge Timer

FLT is an open-drain, active-low output that goes low during a battery fault. The fault state occurs when either the prequal or fast-charge timer expires. The prequal and fast-charge fault timers are set by C_{CT}:

 $t_{\text{PREQUAL}} = 30 \text{min} \times \frac{C_{\text{CT}}}{0.068 \mu \text{F}}$

 $t_{FSTCHG} = 300min \times \frac{C_{CT}}{0.068\mu F}$

While in fast-charge mode, a large system load or device self-heating can cause the MAX8677C to reduce charge current. Under these circumstances, the fast-charge timer adjusts to ensure that adequate charge time is still allowed. Consequently, the fastcharge timer is slowed by 2x if charge current is reduced below 50% of the programmed fast-charge level. If charge current is reduced to below 20% of the programmed level, the fast-charge timer is paused. The fast-charge timer is not adjusted if the charger is in voltage mode where charge current reduces due to current tapering under normal charging. To exit a fault state, toggle $\overline{\text{CEN}}$ or remove and reconnect the input source(s). Note also that thermistor outof-range or on-chip thermal-limit conditions are not considered faults.

When the MAX8677C is used in conjunction with a μ P, connect a pullup resistor between FLT and the logic I/O voltage to indicate fault status to the μ P. Alternatively, FLT can sink up to 20mA for an LED indicator.

Thermistor Input (THM)

The THM input connects to an external negative temperature coefficient (NTC) thermistor to monitor battery or system temperature. Charging is suspended when the thermistor temperature is out of range. The charge timers are suspended and hold their state but no fault is indicated. When the thermistor comes back into range, charging resumes and the charge timer continues from where it left off. Connecting THM to GND disables the thermistor monitoring function. Table 3 lists fault temperatures for different thermistors.

Since the thermistor monitoring circuit employs an external bias resistor from THM to VL (RTB, Figure 7), the thermistor is not limited only to 10k Ω (at +25°C). Any resistance thermistor can be used as long as the value of RTB is equivalent to the thermistor's +25°C resistance. For example, with a 10k Ω at +25°C thermistor, use 10k Ω at RTB, and with a 100k Ω at +25°C thermistor, use 100k Ω .




Figure 7. Thermistor Monitor Circuitry

MAX8677C

1.5A Dual-Input USB/AC Adapter Charger and Smart Power Selector

For a typical 10k Ω (at +25°C) thermistor and a 10k Ω RTB resistor, the charger enters a temperature suspend state when the thermistor resistance falls below 3.97k Ω (too hot) or rises above 28.7k Ω (too cold). This corresponds to a 0°C to +50°C range when using a 10k Ω NTC thermistor with a beta of 3500. The general relation of thermistor resistance to temperature is defined by the following equation:

$$R_{T} = R_{25} \times e \left\{ \beta \left(\frac{1}{T + 273} - \frac{1}{298} \right) \right\}$$

where:

 R_T = The resistance in Ω of the thermistor at temperature T in Celsius

 R_{25} = The resistance in Ω of the thermistor at +25°C

 β = The material constant of the thermistor, which typically ranges from 3000K to 5000K

T = The temperature of the thermistor in °C

Table 3 shows the MAX8677C THM temperature limits for different thermistor material constants.

Some designs might prefer other thermistor temperature limits. Threshold adjustment can be accommodated by changing RTB, connecting a resistor in series and/or in parallel with the thermistor, or using a thermistor with different β . For example, a +45°C hot threshold and 0°C cold threshold can be realized by using a thermistor with a β of 4250 and connecting 120k Ω in parallel. Since the thermistor resistance near 0°C is much higher than it is near +50°C, a large parallel resistance lowers the cold threshold, while only slightly lowering the hot threshold. Conversely, a small series resistance raises the cold threshold, while only slightly raising the hot threshold. Raising RTB lowers both the hot and cold thresholds, while lowering RTB raises both thresholds.

Power Dissipation

It is important to ensure that the heat generated by the MAX8677C is dissipated into the PCB. The package's exposed paddle must be soldered to the PCB with multiple vias tightly packed under the exposed paddle to ensure optimum thermal contact to the ground plane. This minimizes heat rise in the IC and ensures that maximum charging current is maintained over the widest range of external conditions. Table 4 shows the thermal characteristics of the MAX8677C package.

Table 4. Package Thermal Characteristics

	SINGLE-LAYER PCB	MULTILAYER PCB
Continuous Power Dissipation	1666.7mW Derate 20.8mW/°C above +70°C	2222.2mW Derate 27.8mW/°C above +70°C
θJA	48°C/W	36°C/W
θJC	2.7°C/W	2.7°C/W

PCB Layout and Routing

Good design minimizes ground bounce and voltage gradients in the ground plane, which can result in instability or regulation errors. GND should connect to the power-ground plane at only one point to minimize the effects of power-ground currents. Battery ground should connect directly to the power-ground plane. Connect GND to the exposed paddle directly under the IC. Use multiple tightly spaced vias to the ground plane under the exposed paddle to help cool the IC. Position input capacitors from DC, SYS, BAT, and USB to the powerground plane as close as possible to the IC. Keep highcurrent traces, such as those to DC, SYS, and BAT, as short and wide as possible. Refer to the MAX8677C evaluation kit for a suitable PCB layout example.

Table 3. Fault Temperatures for Different Thermistors


Thermistor β (K)	3000	3250	3500	3750	4250
R_{TB} (k Ω) (Figure 7)	10	10	10	10	10
Resistance at +25°C (k Ω)	10	10	10	10	10
Resistance at +50°C (k Ω)	4.59	4.30	4.03	3.78	3.32
Resistance at 0°C (k Ω)	25.14	27.15	29.32	31.66	36.91
Nominal Hot-Trip Temperature (°C)	55	53	51	49	46
Nominal Cold-Trip Temperature (°C)	-3	-1	0	2	4.5

PROCESS: BICMOS

Chip Information

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

					MON	DIME	NSI	SNC									E	XPDS	SED	PAD	VAR	ITAI	DNS	
PKG	12	2L 4×	:4	16	5L 4x	4	20)L 4x	4	2	4L 4>	(4	28	3L 4×	< 4	1	PKG		D2			E2		DOWN BONDS
REF.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MEN.	NDM.	MAX.		PKG. CEIDES	MIN.	NDM.	MAX.	MIN.	NOM.	MAX.	
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.90	0.70	0.75	0.80	0.70	0.75	0.80	1	T1244-3	1.95	2.10	2.25	1.95	2.10	2.25	YES
A1	0.0	0.02	0.05	0.0	20.0	0.05	0,0	0.02	0.05	0,0	0.02	0.05	0.0	20.0	0.05		T1244-4	1.95	2.10	2.25	1.95	2.10	2.25	ND
A 2	(.20 RE	F	0	20 RE	F	٥	20 RE	F	0	.20 RE	F	0.	20 RE	F		T1644-3	1.95	2.10	2.25	1.95	2.10	2.25	YES
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25		T1644-4	1.95	2.10	2.25	1.95	2.10	2.25	ND
D	3,90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10		T2044-2	1.95	2.10	2.25	1.95	2.10	2.25	YES
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10		T2044-3	1.95	2.10	2.25	1.95	2.10	2.25	ND
e		0.80 85	-		.65 BS	_		50 BS		-	0.50 BS	1		.40 BS	1	1	T2444-2	1.95	2.10	2.25	1.95	2.10	2.25	YES
<u>к</u>	0.25	-	-	0.25 0.45	-	-	0.25	-	-	0.25	-	-	0.25	-	-		T2444-3	2.45	2.60	2.63	2.45	2.60	2.63	YES
<u> </u>	0.45	0.55	0.65	0.43	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50		T2444-4 T2844-1	2.45	2.60 2.60	2.63 2.70	2.45 2.50	2.60 2.60	2.63	
ND	-	3		16 4		20 5		6			28				12844-1	2.30	2.00	2.70	2.30	2.60	2.70			
NE		3					5		6		7													
Jedec Vor.	1	VGGB		4 VGGC			VGGD-1		WGGD-2			VGGE			1									
2.	DIMENS ALL DI N IS T	Mension He tot	ns are Tal nui	in M MBER (ilumeti Df ter	ERS, AN MINALS,	GLES	ARE IN	DEGR	EES.	ON SH		NEOPU	то										
2. 3.	ALL DI N IS T THE TE JESD 9 THE ZO DIMENS FROM	MENSION HE TOT RMINAL 15-1 SI DNE IND SION 6 TERMIN/	NS ARE TAL NUT PP-012 DICATED APPLIE AL TIP,	E IN MI MENER (MENTIFIE 2. DETA 2. DETA 3. THE 5. TO 1	ilumeti Df ter Ter and NLS of Termin Metalu	ERS. AN MINALS. TERMIN TERMIN IAL #1 ZED TE	igles Val ni Ial ∦1 Identi RMINAL	ARE IN IMBERII IDENTI FIER M . AND	I DEGR NG COI FIER AI AY BE IS MEA	EES. NVENTIK RE OPT EITHEF SURED	nonal, R A MC D Betw	BUT M XLD OR EEN 0.1	UST BE MARKE 25 mm	ED FEA	TURE.		4							
2. 3. (A) (A) (A) (A) (A) (A) (A) (A) (A) (A)	ALL DI N IS T THE TE JESD 9 THE ZO DIMENS	Mension He tot Isminal 15-1 Si DNE IND SION 6 TERMIN/ D NE F	NS ARE TAL NUT PP-012 DICATED APPLIE AL TIP, REFER	IN MI MENER (MENTIFIE 2. DETA 2. THE 3. THE 5. TO I 10. THE	ILUMET OF TER TER AND NLS OF TERMIN METALLI	ERS. AN MINALS. TERMIN TERMIN VAL #1 ZED TE ER OF	igles Val nu Al #1 Identi Rminal Termii	ARE IN IMBERII IDENTI FIER M AND	I DEGR NG COI FIER AI AY BE IS MEA IS MEA	EES. NVENTIK RE OPT EITHEF SURED	nonal, R A MC D Betw	BUT M XLD OR EEN 0.1	UST BE MARKE 25 mm	ED FEA	TURE.		ı							
2. 3. 4. 6. 7.	ALL DI N IS T THE TE JESD 9 THE ZO DIMENS FROM ND AN	Mension He tot 15–1 Si DNE INE SION 6 TERMIN/ D NE F ULATION	NS ARE TAL NUI PP-012 DICATED APPLIE AL TIP. REFER	in Mi Meeri Dentifie Deta Deta Deta S TO I S TO I TO THE	illimeti df ter sils of termin metalli s numb s in a	ers. An minals. Termin termin val #1 zed te ber of symme	igles val ni al ∦1 identi rminal termii frical	ARE IN IDENTI FIER M AND WALS C FASHIK	I DEGR NG COI FIER AI AY BE IS MEA IS MEA DN EAC	ees. Nventik Re opt Eithef Asured H D A	nonal, R A MC D Betwi ND E S	BUT M ALD OR EEN 0.1 SIDE RE	UST BE MARKE 25 mm SPECTI	i locat Ed Fea And Vely,	TURE.		ı							
2. 3. 4. 7. 9. 9.	ALL DI N IS T THE TE JESD 9 THE ZO DIMENS FROM ND AN DEPOP	MENSION HE TOT RMINAL 15-1 SI DNE INE SION & TERMIN/ D NE F ULATION NARITY NG CON G IS FC	NS ARE TAL NUI PP-012 DICATED APPLIE AL TIP. REFER N IS PO APPLIE IFORMS DR PAC	E IN MI MBER (MENTIFIE 2. DETA 2. DETA 2. DETA 3. THE 5. TO I 5. TO I TO JE KAGE (ILLIMETI DF TER AND NLS OF TERMIN METALLI E NUME E IN A THE EX DEC M DRIENTA	ERS. AN MINALS. TERMIN TERMIN VAL #1 ZED TE DER OF SYMME POSED 0220, H MION R	KGLES	ARE IN IMBERII IDENTI FIER M AND FASHK SINK S F FOR	I DEGR NG CO FIER AI AY BE IS MEA IN EAC ON. ELUG A T2444	EES. NVENTIK RE OPT EITHEF \SURED H D A S WELL	nonal, R A MC D Betwi ND E S	BUT M XLD OR EEN 0.: SIDE RE	UST BE MARKE 25 mm SPECTI NINALS	LOCAL ED FEA AND VELY.	TURE.									
2. 3. 4. 7. 9. 11. 12. 12.	ALL DII N IS T THE TE JESD 9 THE ZO DIMENS FROM ND ANI DEPOP COPLAI DRAWIN MARKING COPLAN. WARPAG LEAD C	MENSION HE TOT RMINAL 50-1 SI 50-1 SI	APPLIE APPLIE APPLIE APPLIE APPLIE APPLIE IFORMS DR PAC SHALL NOT INES TO	E IN MI MBER (MENTIFIE 2, DETA 5, TO I 5 TO I 5 TO I 5 TO I 5 TO I 5 TO I 5 TO I 6 KAGE (NOT EX EXCEE 0 BE A	ILLIMETI DF TER R AND NLS OF TERMIN METALLI E NUMB E IN A THE EX EDEC M DRIENTA CEED (CND 0.1 T TRUE	ERS. AN MINALS. TERMIN TERMIN AL #1 ZED TE ER OF SYMME POSED 0220, 1 COMMIN COMMIN COMMIN POSED	IGLES	ARE IN IDENTI FIER M - AND VALS C FASHIK SINK S F FOR VCE OF	I DEGR NG COI FIER AI AY BE IS MEA IN EAC ON. ELUG AS T2444 NLY.	EES. NVENTIK RE OPT EITHEF VSURED H D A S WELL -3, T2	rional, r a mc) betw .nd e : L as ti 2444-4	BUT M DLD OR EEN 0.2 SIDE RE HE TER AND 1	UST BE MARKE 25 mm SPECTI MINALS. 2844-	LOCAT ED FEA AND VELY.	TURE.		5			S			×	1/1
2. 3. 4. 7. 9. 11. 12. 12.	ALL DI N IS T THE TE JESD 9 THE ZC DIMENS FROM ND AN DEPOP COPLAI DRAWIN MARKING COPLAN. WARPAG	MENSION HE TOT RMINAL 50-1 SI 50-1 SI	APPLIE APPLIE APPLIE APPLIE APPLIE APPLIE IFORMS DR PAC SHALL NOT INES TO	E IN MI MBER (MENTIFIE 2, DETA 5, TO I 5, TO	ILLIMETI DF TER R AND NLS OF TERMIN METALLI E NUMB E IN A THE EX EDEC M DRIENTA CEED (CND 0.1 T TRUE	ERS. AN MINALS. TERMIN TERMIN AL #1 ZED TE ER OF SYMME POSED 0220, 1 COMMIN COMMIN COMMIN POSED	IGLES	ARE IN IDENTI FIER M - AND VALS C FASHIK SINK S F FOR VCE OF	I DEGR NG COI FIER AI AY BE IS MEA IN EAC ON. ELUG AS T2444 NLY.	EES. NVENTIK RE OPT EITHEF VSURED H D A S WELL -3, T2	rional, r a mc) betw .nd e : L as ti 2444-4	BUT M DLD OR EEN 0.2 SIDE RE HE TER AND 1	UST BE MARKE 25 mm SPECTI MINALS. 2844-	LOCAT ED FEA AND VELY.	TURE.		T I	PAC	KAGE	OUTLI 24, 28L		QFN, 4		Barra I a

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

is a registered trademark of Maxim Integrated Products, Inc.