



FEATURES

- Fast access time :
  - 55ns(max) for Vcc=3.0V~3.6V
  - 70/100 ns(max) for Vcc=2.7V~3.6V
- CMOS Low operating power
  - Operating current: 45/35/25mA (Icc max)
  - Standby current: 20 uA(TYP.) L-version
  - 3 uA(TYP.) LL-version
- Single 2.7V~3.6V power supply
- Operating temperature:
  - Industrial : -40°C~85°C
- All inputs and outputs TTL compatible
- Fully static operation
- Three state outputs
- Data retention voltage: 1.5V (min)
- Data byte control :  $\overline{LB}$  (I/O1~I/O8)
- $\overline{UB}$  (I/O9~I/O16)
- Package : 44-pin 400mil TSOP II
- 48-pin 6mm x 8mm TFBGA

GENERAL DESCRIPTION

The UT62L12816(I) is a 2,097,152-bit low power CMOS static random access memory organized as 131,072 words by 16 bits.


The UT62L12816(I) operates from a single 2.7V ~ 3.6V power supply and all inputs and outputs are fully TTL compatible.

The UT62L12816(I) is designed for low power system applications. It is particularly suited for use in high-density high-speed system applications.

PIN DESCRIPTION



SYMBOL	DESCRIPTION
A0 - A16	Address Inputs
I/O1 - I/O16	Data Inputs/Outputs
$\overline{CE}$	Chip Enable Input
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
$\overline{LB}$	Lower-Byte Control
$\overline{UB}$	High-Byte Control
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground
NC	No Connection

FUNCTIONAL BLOCK DIAGRAM





**PIN CONFIGURATION**



**TRUTH TABLE**

MODE	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	$\overline{LB}$	$\overline{UB}$	I/O OPERATION		SUPPLY CURRENT
						I/O1-I/O8	I/O9-I/O16	
Standby	H	X	X	X	X	High - Z	High - Z	$I_{SB}, I_{SB1}$
	X	X	X	H	H	High - Z	High - Z	$I_{SB}, I_{SB1}$
Output Disable	L	H	H	L	X	High - Z	High - Z	$I_{CC}, I_{CC1}, I_{CC2}$
	L	H	H	X	L	High - Z	High - Z	$I_{CC}, I_{CC1}, I_{CC2}$
Read	L	L	H	L	H	$D_{OUT}$	High - Z	$I_{CC}, I_{CC1}, I_{CC2}$
	L	L	H	H	L	High - Z	$D_{OUT}$	$I_{CC}, I_{CC1}, I_{CC2}$
	L	L	H	L	L	$D_{OUT}$	$D_{OUT}$	$I_{CC}, I_{CC1}, I_{CC2}$
Write	L	X	L	L	H	$D_{IN}$	High - Z	$I_{CC}, I_{CC1}, I_{CC2}$
	L	X	L	H	L	High - Z	$D_{IN}$	$I_{CC}, I_{CC1}, I_{CC2}$
	L	X	L	L	L	$D_{IN}$	$D_{IN}$	$I_{CC}, I_{CC1}, I_{CC2}$

Note: H =  $V_{IH}$ , L =  $V_{IL}$ , X = Don't care.

**ABSOLUTE MAXIMUM RATINGS\***

PARAMETER	SYMBOL	RATING	UNIT
Terminal Voltage with Respect to $V_{SS}$	$V_{TERM}$	-0.5 to 4.6	V
Operating Temperature   Industrial	$T_A$	-40 to 85	°C
Storage Temperature	$T_{STG}$	-65 to 150	°C
Power Dissipation	$P_D$	1	W
DC Output Current	$I_{OUT}$	50	mA
Soldering Temperature (under 10 secs)	$T_{solder}$	260	°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

**DC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 2.7V \sim 3.6V$ ,  $T_A = -40^\circ C$  to  $85^\circ C$  (I))**

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Power Voltage	$V_{CC}$		2.7	3.0	3.6	V	
Input High Voltage	$V_{IH}$		2.0	-	$V_{CC} + 0.3$	V	
Input Low Voltage	$V_{IL}$		-0.2	-	0.6	V	
Input Leakage Current	$I_{LI}$	$V_{SS} \leq V_{IN} \leq V_{CC}$	-1	-	1	$\mu A$	
Output Leakage Current	$I_{LO}$	$V_{SS} \leq V_{IO} \leq V_{CC}$ ; Output Disabled	-1	-	1	$\mu A$	
Output High Voltage	$V_{OH}$	$I_{OH} = -1mA$	2.2	-	-	V	
Output Low Voltage	$V_{OL}$	$I_{OL} = 2.1mA$	-	-	0.4	V	
Operating Power Supply Current	$I_{CC}$	Cycle time=min, 100%duty, I/O=0mA, $\overline{CE} = V_{IL}$ ;	55	-	30	45	mA
			70	-	25	35	mA
			100	-	20	25	mA
Average Operation Current	icc1	Cycle time=1 $\mu s$ , 100%duty, I/O=0mA, $\overline{CE} \leq 0.2V$ , other pins at 0.2V or $V_{CC} - 0.2V$ ,	-	4	5	mA	
	icc2	Cycle time=500ns, 100%duty, I/O=0mA, $\overline{CE} \leq 0.2V$ , other pins at 0.2V or $V_{CC} - 0.2V$ ,	-	8	10	mA	
Standby Current (TTL)	$I_{SB}$	$\overline{CE} = V_{IH}$ , other pins = $V_{IL}$ or $V_{IH}$ ,	-	0.3	0.5	mA	
Standby Current (CMOS)	$I_{SB1}$	$\overline{CE} = V_{CC} - 0.2V$ , other pins at 0.2V or $V_{CC} - 0.2V$ ,	-L	-	20	80	$\mu A$
			-LL	-	3	25	$\mu A$

**CAPACITANCE** (TA=25°C, f=1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	C <sub>IN</sub>	-	6	pF
Input/Output Capacitance	C <sub>I/O</sub>	-	8	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

**AC TEST CONDITIONS**

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	C <sub>L</sub> = 30pF, I <sub>OH</sub> /I <sub>OL</sub> = -1mA / 2mA

**AC ELECTRICAL CHARACTERISTICS** (VCC =2.7V~3.6V, TA = -40°C to 85°C(I))**(1) READ CYCLE**

PARAMETER	SYMBOL	UT62L12816(I)-55*		UT62L12816(I)-70		UT62L12816(I)-100		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	t <sub>RC</sub>	55	-	70	-	100	-	ns
Address Access Time	t <sub>AA</sub>	-	55	-	70	-	100	ns
Chip Enable Access Time	t <sub>ACE</sub>	-	55	-	70	-	100	ns
Output Enable Access Time	t <sub>OE</sub>	-	30	-	35	-	50	ns
Chip Enable to Output in Low Z	t <sub>CLZ*</sub>	10	-	10	-	10	-	ns
Output Enable to Output in Low Z	t <sub>OLZ*</sub>	5	-	5	-	5	-	ns
Chip Disable to Output in High Z	t <sub>CHZ*</sub>	-	20	-	25	-	30	ns
Output Disable to Output in High Z	t <sub>OHZ*</sub>	-	20	-	25	-	30	ns
Output Hold from Address Change	t <sub>OH</sub>	5	-	5	-	5	-	ns
$\overline{LB}$ , $\overline{UB}$ Access Time	t <sub>BA</sub>	-	55	-	70	-	100	ns
$\overline{LB}$ , $\overline{UB}$ to High-Z Output	t <sub>HZB</sub>	-	25	-	30	-	40	ns
$\overline{LB}$ , $\overline{UB}$ to Low-Z Output	t <sub>LZB</sub>	0	-	0	-	0	-	ns

**(2) WRITE CYCLE**

PARAMETER	SYMBOL	UT62L12816(I)-55*		UT62L12816(I)-70		UT62L12816(I)-100		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	t <sub>WC</sub>	55	-	70	-	100	-	ns
Address Valid to End of Write	t <sub>AW</sub>	50	-	60	-	80	-	ns
Chip Enable to End of Write	t <sub>CW</sub>	50	-	60	-	80	-	ns
Address Set-up Time	t <sub>AS</sub>	0	-	0	-	0	-	ns
Write Pulse Width	t <sub>WP</sub>	45	-	55	-	70	-	ns
Write Recovery Time	t <sub>WR</sub>	0	-	0	-	0	-	ns
Data to Write Time Overlap	t <sub>DW</sub>	25	-	30	-	40	-	ns
Data Hold from End of Write Time	t <sub>DH</sub>	0	-	0	-	0	-	ns
Output Active from End of Write	t <sub>OW*</sub>	5	-	5	-	5	-	ns
Write to Output in High Z	t <sub>WHZ*</sub>	-	30	-	30	-	40	ns
$\overline{LB}$ , $\overline{UB}$ Valid to End of Write	t <sub>PWB</sub>	45	-	60	-	80	-	ns


\* These parameters are guaranteed by device characterization, but not production tested.

\* 55ns for Vcc=3.0V~3.6V




TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2,4)



READ CYCLE 2 ( $\overline{CE}$  and  $\overline{OE}$  Controlled) (1,3,5,6)




Notes :


1.  $\overline{WE}$  is HIGH for read cycle.
2. Device is continuously selected  $\overline{CE} = V_{IL}$ .
3. Address must be valid prior to or coincident with  $\overline{CE}$  transition; otherwise  $t_{AA}$  is the limiting parameter.
4.  $\overline{OE}$  is LOW.
5.  $t_{CLZ}$ ,  $t_{OLZ}$ ,  $t_{CHZ}$  and  $t_{OHZ}$  are specified with  $C_L = 5pF$ . Transition is measured  $\pm 500mV$  from steady state.
6. At any given temperature and voltage condition,  $t_{CHZ}$  is less than  $t_{CLZ}$ ,  $t_{OHZ}$  is less than  $t_{OLZ}$ .



WRITE CYCLE 1 ( $\overline{WE}$  Controlled) (1,2,3,5)



WRITE CYCLE 2 ( $\overline{CE}$  Controlled) (1,2,5)



Notes :


1.  $\overline{WE}$  or  $\overline{CE}$  must be HIGH during all address transitions.
2. A write occurs during the overlap of a low  $\overline{CE}$  and a low  $\overline{WE}$ .
3. During a  $\overline{WE}$  controlled with write cycle with  $\overline{OE}$  LOW,  $t_{WP}$  must be greater than  $t_{WHZ}+t_{DW}$  to allow the drivers to turn off and data to be placed on the bus.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the  $\overline{CE}$  LOW transition occurs simultaneously with or after  $\overline{WE}$  LOW transition, the outputs remain in a high impedance state.
6.  $t_{OW}$  and  $t_{WHZ}$  are specified with  $C_L = 5pF$ . Transition is measured  $\pm 500mV$  from steady state.



DATA RETENTION CHARACTERISTICS (TA = -40°C to 85°C(I))

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Vcc for Data Retention	V <sub>DR</sub>	$\overline{CE} \geq V_{CC}-0.2V$	1.5	-	3.6	V	
Data Retention Current	I <sub>DR</sub>	V <sub>CC</sub> =1.5V $\overline{CE} \geq V_{CC}-0.2V$	- L	-	1	50	μA
			- LL	-	0.5	20	μA
Chip Disable to Data Retention Time	t <sub>CDR</sub>	See Data Retention Waveforms (below)	0	-	-	ms	
Recovery Time	t <sub>R</sub>		5	-	-	ms	


DATA RETENTION WAVEFORM





PACKAGE OUTLINE DIMENSION

44 pin 400mil TSOP-II Package Outline Dimension




1. CONTROLLING DIMENSION: INCH
2. LEAD FRAME MATERIAL: ALLOY 42
3. DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, THE BAR BURRS AND GATE BURRS. MOLD FLASH, TIE BAR BURRS AND GATE BURRS SHALL NOT EXCEED 0.006"[0.15mm] PER END
4. DIMENSION "E1" DOES NOT INCLUDE INTERLEAD FLASH, INTERLEAD FLASH SHALL NOT EXCEED 0.010"[0.25mm] PER SIDE.
5. DIMENSION "b" DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.003"[0.008mm] TOTAL IN EXCEED OF THE "b" DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.0028"[0.07mm]
6. TOLERANCE: 60.010"[0.25mm] UNLESS OTHERWISE SPECIFIED.
7. OTHERWISE DIMENSION FOLLOW ACCEPTABLE SPEC.
8. REFERENCE DOCUMENT: JEDEC SPEC. MS-024

SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.00	—	1.20	0.039	—	0.047
A1	0.05	—	0.15	0.002	—	0.008
A2	0.85	1.00	1.05	0.037	0.039	0.041
b	0.30	0.35	0.45	0.012	0.014	0.018
C	0.12	—	0.21	0.0047	—	0.0083
D	18.313	18.415	18.517	0.721	0.725	0.729
E	11.884	11.836	11.938	0.460	0.466	0.470
E1	10.058	10.180	10.282	0.398	0.400	0.404
e	—	0.600	—	—	0.0315	—
L	0.40	0.50	0.60	0.0157	0.020	0.0236
ZD	—	0.805	—	—	0.0317	—
φ	φ	—	φ	φ	—	φ
γ	0.00	—	0.075	0.000	—	0.003






48 pin 6mmx8mm TFBGA Package Outline Dimension




TOP VIEW | DIE VIEW |




BOTTOM VIEW | BALL SIDE |

DETAIL A




DETAIL A

TOP VIEW | DIE VIEW |



DETAIL B



DETAIL B

SIDE VIEW



**UTRON**

Preliminary Rev. 0.6

**UT62L12816(I)**

**128K X 16 BIT LOW POWER CMOS SRAM**

**ORDERING INFORMATION**

**INDUSTRIAL TEMPERATURE**

<b>PART NO.</b>	<b>ACCESS TIME (ns)</b>	<b>STANDBY CURRENT (<math>\mu</math>A) TYP.</b>	<b>PACKAGE</b>
UT62L12816MC-55LI	55	20	44 PIN TSOP- II
UT62L12816MC-55LLI	55	3	44 PIN TSOP- II
UT62L12816MC-70LI	70	20	44 PIN TSOP- II
UT62L12816MC-70LLI	70	3	44 PIN TSOP- II
UT62L12816BS-55LI	55	20	48 PIN TFBGA
UT62L12816BS-55LLI	55	3	48 PIN TFBGA
UT62L12816BS-70LI	70	20	48 PIN TFBGA
UT62L12816BS-70LLI	70	3	48 PIN TFBGA



UTRON

Preliminary Rev. 0.6

UT62L12816(I)

128K X 16 BIT LOW POWER CMOS SRAM

## REVISION HISTORY

REVISION	DESCRIPTION	DATE
Preliminary Rev. 0.5	Original.	Mar, 2001
Preliminary Rev. 0.6	1. The symbols CE# and OE# and WE# are revised as $\overline{CE}$ and $\overline{OE}$ and $\overline{WE}$ . 2. Separate Industrial and Consumer SPEC. 3. Add access time 55ns range.	Jun 21,2001



UTRON

Preliminary Rev. 0.6

UT62L12816(I)

128K X 16 BIT LOW POWER CMOS SRAM

---

THIS PAGE IS LEFT BLANK INTENTIONALLY.