

74LVC2G74

Single D-type flip-flop with set and reset; positive edge trigger

Rev. 01 — 3 November 2005

Product data sheet

1. General description

The 74LVC2G74 is a high-performance, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set (\overline{SD}) and (\overline{RD}) inputs, and complementary Q and \overline{Q} outputs.

This device is fully specified for partial power down applications using I_{OFF} .

The I_{OFF} circuitry disables the output, preventing damaging backflow current through the device when it is powered down.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the Q output on the LOW-to-HIGH transition of the clock pulse. The D inputs must be stable, one set-up time prior to the LOW-to-HIGH clock transition for predictable operation.

Schmitt-trigger action at all inputs makes the circuit highly tolerant to slower input rise and fall times.

2. Features

- Wide supply voltage range from 1.65 V to 5.5 V
- 5 V tolerant inputs for interfacing with 5 V logic
- High noise immunity
- Complies with JEDEC standard:
 - ◆ JESD8-7 (1.65 V to 1.95 V)
 - ◆ JESD8-5 (2.3 V to 2.7 V)
 - ◆ JESD8-B/JESD36 (2.7 V to 3.6 V)
- ± 24 mA output drive ($V_{CC} = 3.0$ V)
- ESD protection:
 - ◆ HBM EIA/JESD22-A114-C exceeds 2000 V
 - ◆ MM EIA/JESD22-A115-A exceeds 200 V
- CMOS low power consumption
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Inputs accept voltages up to 5 V
- Multiple package options
- Specified from -40 °C to $+85$ °C and -40 °C to $+125$ °C

PHILIPS



3. Quick reference data

Table 1: Quick reference data $GND = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $t_r = t_f \leq 2.5 \text{ ns}$.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{PHL}, t_{PLH}	propagation delay					
	CP to Q, \bar{Q}	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	-	3.5	-	ns
	\bar{SD} to Q, \bar{Q}	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	-	3.0	-	ns
f_{max}	\bar{RD} to Q, \bar{Q}	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	-	3.0	-	ns
	maximum input clock frequency	$C_L = 50 \text{ pF}; V_{CC} = 3.3 \text{ V}$	-	280	-	MHz
	C_i	input capacitance	-	4.0	-	pF
C_{PD}	power dissipation capacitance	$V_{CC} = 3.3 \text{ V}$	[1] [2]	-	15	pF

[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

$\sum(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

[2] The condition is $V_I = GND$ to V_{CC} .

4. Ordering information

Table 2: Ordering information

Type number	Package			Version
	Temperature range	Name	Description	
74LVC2G74DP	-40 °C to +125 °C	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm	SOT505-2
74LVC2G74DC	-40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm	SOT765-1
74LVC2G74GT	-40 °C to +125 °C	XSON8	plastic extremely thin small outline package; no leads; 8 terminals; body 1 × 1.95 × 0.5 mm	SOT833-1

5. Marking

Table 3: Marking

Type number	Marking code
74LVC2G74DP	V74
74LVC2G74DC	V74
74LVC2G74GT	V74

6. Functional diagram




Fig 1. Logic symbol




Fig 2. IEC logic symbol







Fig 3. Logic diagram

7. Pinning information

7.1 Pinning



7.2 Pin description

Table 4: Pin description

Symbol	Pin	Description
CP	1	clock input (LOW-to-HIGH, edge-triggered)
D	2	data input
\bar{Q}	3	complement flip-flop output
GND	4	ground (0 V)
Q	5	true flip-flop output
$\bar{R}D$	6	asynchronous reset-direct input (active LOW)
$\bar{S}D$	7	asynchronous set-direct input (active LOW)
V _{CC}	8	supply voltage

8. Functional description

8.1 Function table

Table 5: Function table for asynchronous operation [1]

Input				Output	
$\bar{S}D$	$\bar{R}D$	CP	D	Q	\bar{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H

[1] H = HIGH voltage level;
 L = LOW voltage level;
 X = don't care.

Table 6: Function table for synchronous operation [1]

Input				Output	
SD	RD	CP	D	Q_{n+1}	Q̄_{n+1}
H	H	↑	L	L	H
H	H	↑	H	H	L

[1] H = HIGH voltage level;
 L = LOW voltage level;
 X = don't care;
 ↑ = LOW-to-HIGH CP transition;
 Q_{n+1} = state after the next LOW-to-HIGH CP transition.

9. Limiting values

Table 7: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+6.5	V
I _{IK}	input clamping current	V _I < 0 V	-	-50	mA
V _I	input voltage		[1]	-0.5	V
I _{OK}	output clamping current	V _O > V _{CC} or V _O < 0 V	-	±50	mA
V _O	output voltage	active mode	[1][2]	-0.5	V _{CC} + 0.5 V
		Power-down mode	[1][2]	-0.5	+6.5 V
I _O	output current	V _O = 0 V to V _{CC}	-	±50	mA
I _{CC}	quiescent supply current		-	±100	mA
I _{GND}	ground current		-	±100	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	T _{amb} = -40 °C to +125 °C	-	250	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] When V_{CC} = 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.

10. Recommended operating conditions

Table 8: Recommended operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{CC}	supply voltage		1.65	-	5.5	V
V _I	input voltage		0	-	5.5	V
V _O	output voltage	active mode	0	-	V _{CC}	V
		Power-down mode; V _{CC} = 0 V	0	-	5.5	V
T _{amb}	ambient temperature		-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 1.65 V to 2.7 V	0	-	20	ns/V
		V _{CC} = 2.7 V to 5.5 V	0	-	10	ns/V

11. Static characteristics

Table 9: Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = -40 °C to +85 °C [1]						
V _{IH}	HIGH-state input voltage	V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}	-	-	V
		V _{CC} = 2.3 V to 2.7 V	1.7	-	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	V
		V _{CC} = 4.5 V to 5.5 V	0.7 × V _{CC}	-	-	V
V _{IL}	LOW-state input voltage	V _{CC} = 1.65 V to 1.95 V	-	-	0.35 × V _{CC}	V
		V _{CC} = 2.3 V to 2.7 V	-	-	0.7	V
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	V
		V _{CC} = 4.5 V to 5.5 V	-	-	0.3 × V _{CC}	V
V _{OH}	HIGH-state output voltage	V _I = V _{IH} or V _{IL}				
		I _O = -100 μA; V _{CC} = 1.65 V to 5.5 V	V _{CC} - 0.1	-	-	V
		I _O = -4 mA; V _{CC} = 1.65 V	1.2	1.54	-	V
		I _O = -8 mA; V _{CC} = 2.3 V	1.9	2.15	-	V
		I _O = -12 mA; V _{CC} = 2.7 V	2.2	2.50	-	V
		I _O = -24 mA; V _{CC} = 3.0 V	2.3	2.62	-	V
		I _O = -32 mA; V _{CC} = 4.5 V	3.8	4.11	-	V
V _{OL}	LOW-state output voltage	V _I = V _{IH} or V _{IL}				
		I _O = 100 μA; V _{CC} = 1.65 V to 5.5 V	-	-	0.10	V
		I _O = 4 mA; V _{CC} = 1.65 V	-	0.07	0.45	V
		I _O = 8 mA; V _{CC} = 2.3 V	-	0.12	0.30	V
		I _O = 12 mA; V _{CC} = 2.7 V	-	0.17	0.40	V
		I _O = 24 mA; V _{CC} = 3.0 V	-	0.33	0.55	V
		I _O = 32 mA; V _{CC} = 4.5 V	-	0.39	0.55	V
I _{LI}	input leakage current	V _I = 5.5 V or GND; V _{CC} = 5.5 V	-	±0.1	±5	μA
I _{OFF}	power-off leakage current	V _I or V _O = 5.5 V; V _{CC} = 0 V	-	±0.1	±10	μA
I _{CC}	quiescent supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V	-	0.1	10	μA
ΔI _{CC}	additional quiescent supply current (per pin)	V _I = V _{CC} - 0.6 V; I _O = 0 A; V _{CC} = 2.3 V to 5.5 V	-	5	500	μA
C _i	input capacitance		-	4.0	-	pF

Table 9: Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = -40 °C to +125 °C						
V _{IH}	HIGH-state input voltage	V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}	-	-	V
		V _{CC} = 2.3 V to 2.7 V	1.7	-	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	V
		V _{CC} = 4.5 V to 5.5 V	0.7 × V _{CC}	-	-	V
V _{IL}	LOW-state input voltage	V _{CC} = 1.65 V to 1.95 V	-	-	0.35 × V _{CC}	V
		V _{CC} = 2.3 V to 2.7 V	-	-	0.7	V
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	V
		V _{CC} = 4.5 V to 5.5 V	-	-	0.3 × V _{CC}	V
V _{OH}	HIGH-state output voltage	V _I = V _{IH} or V _{IL}				
		I _O = -100 µA; V _{CC} = 1.65 V to 5.5 V	V _{CC} - 0.1	-	-	V
		I _O = -4 mA; V _{CC} = 1.65 V	0.95	-	-	V
		I _O = -8 mA; V _{CC} = 2.3 V	1.7	-	-	V
		I _O = -12 mA; V _{CC} = 2.7 V	1.9	-	-	V
		I _O = -24 mA; V _{CC} = 3.0 V	2.0	-	-	V
		I _O = -32 mA; V _{CC} = 4.5 V	3.4	-	-	V
V _{OL}	LOW-state output voltage	V _I = V _{IH} or V _{IL}				
		I _O = 100 µA; V _{CC} = 1.65 V to 5.5 V	-	-	0.10	V
		I _O = 4 mA; V _{CC} = 1.65 V	-	-	0.70	V
		I _O = 8 mA; V _{CC} = 2.3 V	-	-	0.45	V
		I _O = 12 mA; V _{CC} = 2.7 V	-	-	0.60	V
		I _O = 24 mA; V _{CC} = 3.0 V	-	-	0.80	V
		I _O = 32 mA; V _{CC} = 4.5 V	-	-	0.80	V
I _{LI}	input leakage current	V _I = 5.5 V or GND; V _{CC} = 5.5 V	-	-	±20	µA
I _{OFF}	power-off leakage current	V _I or V _O = 5.5 V; V _{CC} = 0 V	-	-	±20	µA
I _{CC}	quiescent supply current	V _I = V _{CC} or GND; I _O = 0 A; V _{CC} = 5.5 V	-	-	40	µA
ΔI _{CC}	additional quiescent supply current (per pin)	V _I = V _{CC} - 0.6 V; I _O = 0 A; V _{CC} = 2.3 V to 5.5 V	-	-	5000	µA

[1] All typical values are measured at T_{amb} = 25 °C.

12. Dynamic characteristics

Table 10: Dynamic characteristicsVoltages are referenced to GND (ground = 0 V); for test circuit see [Figure 8](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = -40 °C to +85 °C [1]						
t _{PHL} , t _{PLH}	propagation delay	CP to Q, \bar{Q}	see Figure 6			
		V _{CC} = 1.65 V to 1.95 V	1.5	6.0	13.4	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	3.5	7.1	ns
		V _{CC} = 2.7 V	1.0	3.5	7.1	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	3.5 [2]	5.9	ns
		V _{CC} = 4.5 V to 5.5 V	1.0	2.5	4.1	ns
		$\bar{S}D$ to Q, \bar{Q}	see Figure 7			
		V _{CC} = 1.65 V to 1.95 V	1.5	6.0	12.9	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	3.5	7.0	ns
		V _{CC} = 2.7 V	1.0	3.5	7.0	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	3.0 [2]	5.9	ns
		V _{CC} = 4.5 V to 5.5 V	1.0	2.5	4.1	ns
		$\bar{R}D$ to Q, \bar{Q}	see Figure 7			
		V _{CC} = 1.65 V to 1.95 V	1.5	5.0	12.9	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	3.5	7.0	ns
		V _{CC} = 2.7 V	1.0	3.5	7.0	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	3.0 [2]	5.9	ns
		V _{CC} = 4.5 V to 5.5 V	1.0	2.5	4.1	ns
t _w	pulse width	clock CP HIGH or LOW	see Figure 6			
			V _{CC} = 1.65 V to 1.95 V	6.2	-	ns
			V _{CC} = 2.3 V to 2.7 V	2.7	-	ns
			V _{CC} = 2.7 V	2.7	-	ns
			V _{CC} = 3.0 V to 3.6 V	2.7	1.3 [2]	-
			V _{CC} = 4.5 V to 5.5 V	2.0	-	ns
	set $\bar{S}D$ (LOW) and reset $\bar{R}D$ (LOW)	see Figure 7				
		V _{CC} = 1.65 V to 1.95 V	6.2	-	-	ns
		V _{CC} = 2.3 V to 2.7 V	2.7	-	-	ns
		V _{CC} = 2.7 V	2.7	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	2.7	1.6 [2]	-	ns
		V _{CC} = 4.5 V to 5.5 V	2.0	-	-	ns

Table 10: Dynamic characteristics ...continuedVoltages are referenced to GND (ground = 0 V); for test circuit see [Figure 8](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{rec}	recovery time set $\bar{S}D$ or reset $\bar{R}D$	see Figure 7				
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	1.9	-	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.4	-	-	ns
		$V_{CC} = 2.7 \text{ V}$	1.3	-	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.2	-3.0 [2]	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	1.0	-	-	ns
t_{su}	setup time D to CP	see Figure 6				
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	2.9	-	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	-	-	ns
		$V_{CC} = 2.7 \text{ V}$	1.7	-	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.3	0.5 [2]	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	1.1	-	-	ns
t_h	hold time D to CP	see Figure 6				
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.0	-	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0.3	-	-	ns
		$V_{CC} = 2.7 \text{ V}$	0.5	-	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.2	0.6 [2]	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0.5	-	-	ns
f_{max}	maximum input clock frequency	see Figure 6				
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	80	-	-	MHz
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	175	-	-	MHz
		$V_{CC} = 2.7 \text{ V}$	175	-	-	MHz
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	175	280 [2]	-	MHz
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	200	-	-	MHz

Table 10: Dynamic characteristics ...continuedVoltages are referenced to GND (ground = 0 V); for test circuit see [Figure 8](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T_{amb} = -40 °C to +125 °C						
t _{PHL} , t _{PLH}	propagation delay	CP to Q, \bar{Q}				
		see Figure 6				
		V _{CC} = 1.65 V to 1.95 V	1.5	-	13.4	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	-	7.1	ns
		V _{CC} = 2.7 V	1.0	-	7.1	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	-	5.9	ns
		V _{CC} = 4.5 V to 5.5 V	1.0	-	4.1	ns
		$\bar{S}D$ to Q, \bar{Q}				
		see Figure 7				
		V _{CC} = 1.65 V to 1.95 V	1.5	-	12.9	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	-	7.0	ns
		V _{CC} = 2.7 V	1.0	-	7.0	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	-	5.9	ns
		V _{CC} = 4.5 V to 5.5 V	1.0	-	4.1	ns
		$\bar{R}D$ to Q, \bar{Q}				
		see Figure 7				
		V _{CC} = 1.65 V to 1.95 V	1.5	-	12.9	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	-	7.0	ns
		V _{CC} = 2.7 V	1.0	-	7.0	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	-	5.9	ns
		V _{CC} = 4.5 V to 5.5 V	1.0	-	4.1	ns
t _w	pulse width					
		clock CP HIGH or LOW				
		see Figure 6				
		V _{CC} = 1.65 V to 1.95 V	6.2	-	-	ns
		V _{CC} = 2.3 V to 2.7 V	2.7	-	-	ns
		V _{CC} = 2.7 V	2.7	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	2.7	-	-	ns
		V _{CC} = 4.5 V to 5.5 V	2.0	-	-	ns
		set $\bar{S}D$ (LOW) and reset $\bar{R}D$ (LOW)				
		see Figure 7				
		V _{CC} = 1.65 V to 1.95 V	6.2	-	-	ns
		V _{CC} = 2.3 V to 2.7 V	2.7	-	-	ns
		V _{CC} = 2.7 V	2.7	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	2.7	-	-	ns
		V _{CC} = 4.5 V to 5.5 V	2.0	-	-	ns
t _{rec}	recovery time					
		set $\bar{S}D$ or reset $\bar{R}D$				
		see Figure 7				
		V _{CC} = 1.65 V to 1.95 V	1.9	-	-	ns
		V _{CC} = 2.3 V to 2.7 V	1.4	-	-	ns
		V _{CC} = 2.7 V	1.3	-	-	ns
		V _{CC} = 3.0 V to 3.6 V	1.2	-	-	ns
		V _{CC} = 4.5 V to 5.5 V	1.0	-	-	ns

Table 10: Dynamic characteristics ...continuedVoltages are referenced to GND (ground = 0 V); for test circuit see [Figure 8](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{su}	setup time					
	D to CP	see Figure 6				
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	2.9	-	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	-	-	ns
		$V_{CC} = 2.7 \text{ V}$	1.7	-	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.3	-	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	1.1	-	-	ns
t_h	hold time					
	D to CP	see Figure 6				
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.0	-	-	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0.3	-	-	ns
		$V_{CC} = 2.7 \text{ V}$	0.5	-	-	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	1.2	-	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0.5	-	-	ns
f_{max}	maximum input clock frequency	see Figure 6				
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	80	-	-	MHz
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	175	-	-	MHz
		$V_{CC} = 2.7 \text{ V}$	175	-	-	MHz
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	175	-	-	MHz
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	200	-	-	MHz

[1] All typical values are measured at $T_{amb} = 25 \text{ }^{\circ}\text{C}$.[2] These typical values are measured at $V_{CC} = 3.3 \text{ V}$.

13. Waveforms






Table 11: Measurement points

Supply voltage	Input	Output
V_{CC}	V_M	V_M
1.65 V to 1.95 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.3 V to 2.7 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.7 V	1.5 V	1.5 V
3.0 V to 3.6 V	1.5 V	1.5 V
4.5 V to 5.5 V	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$



**Table 12:** Test data

Supply voltage V_{CC}	Input		Load		V _{EXT}			
	V_I	t_r = t_f	C_L	R_L	t_{PLH}, t_{PHL}	t_{PZH}, t_{PHZ}	t_{PZL}, t_{PLZ}	
1.65 V to 1.95 V	V _{CC}	≤ 2.0 ns	30 pF	1 kΩ	open	GND	2 × V _{CC}	
2.3 V to 2.7 V	V _{CC}	≤ 2.0 ns	30 pF	500 Ω	open	GND	2 × V _{CC}	
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	GND	6 V	
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	GND	6 V	
4.5 V to 5.5 V	V _{CC}	≤ 2.5 ns	50 pF	500 Ω	open	GND	2 × V _{CC}	

14. Package outline

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2





Fig 9. Package outline SOT505-2 (TSSOP8)

VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm

SOT765-1

**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽²⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	1	0.15 0.00	0.85 0.60	0.12	0.27 0.17	0.23 0.08	2.1 1.9	2.4 2.2	0.5	3.2 3.0	0.4	0.40 0.15	0.21 0.19	0.2	0.13	0.1	0.4 0.1	8° 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA		
SOT765-1		MO-187			02-06-07

Fig 10. Package outline SOT765-1 (VSSOP8)

XSON8: plastic extremely thin small outline package; no leads; 8 terminals; body 1 x 1.95 x 0.5 mm

SOT833-1




Fig 11. Package outline SOT833-1 (XSON8)



15. Abbreviations

Table 13: Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
TTL	Transistor Transistor Logic
HBM	Human Body Model
ESD	ElectroStatic Discharge
MM	Machine Model
CDM	Charged Device Model
DUT	Device Under Test

16. Revision history

Table 14: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
74LVC2G74_1	20051103	Product data sheet	-	-	-



17. Data sheet status

Level	Data sheet status [1]	Product status [2][3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

18. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

20. Trademarks

Notice — All referenced brands, product names, service names and trademarks are the property of their respective owners.

19. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

21. Contact information

For additional information, please visit: <http://www.semiconductors.philips.com>

For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com



22. Contents

1	General description	1
2	Features	1
3	Quick reference data	2
4	Ordering information	2
5	Marking	2
6	Functional diagram	3
7	Pinning information	4
7.1	Pinning	4
7.2	Pin description	4
8	Functional description	4
8.1	Function table	4
9	Limiting values	5
10	Recommended operating conditions	5
11	Static characteristics	6
12	Dynamic characteristics	8
13	Waveforms	12
14	Package outline	15
15	Abbreviations	18
16	Revision history	18
17	Data sheet status	19
18	Definitions	19
19	Disclaimers	19
20	Trademarks	19
21	Contact information	19



© Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 3 November 2005
Document number: 74LVC2G74_1

Published in The Netherlands