## General Description

The AAT4252A SmartSwitch ${ }^{\text {TM }}$ is a dual P-channel MOSFET power switch designed for high-side loadswitching applications. Each MOSFET has a typical $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of $105 \mathrm{~m} \Omega$, allowing increased load switch current handling capacity with a low forward voltage drop. The device is available in three different versions with flexible turn-on and turn-off characteris-tics-from very fast to slew-rate limited. The standard 4252A (-1) version has a slew-rate limited turn-on load switch. The AAT4252A ( -2 ) version features a fast turn-on capabilities, typically less than 500 ns turn-on and $3 \mu \mathrm{~s}$ turn-off times. The AAT4252A ( -3 ) variation offers a shutdown load discharge circuit to rapidly turn-off a load circuit when the switch is disabled. An additional feature is a slew-rate selector pin which can switch between fast and slow slew rate.

All the AAT4252A load switch versions are designed to operate from 1.5 V up to 6.5 V , making then ideal for both 3 V and 5 V systems. Input logic levels are TTL and 2.5 V to 5 V CMOS compatible. The quiescent supply current is a very low 500 nA .
The AAT4252A is available in the Pb -free TSOPJW12 package and is specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## SmartSwitch ${ }^{\text {w }}$

## Features

- $\mathrm{V}_{\mathrm{IN}}$ Range: 1.5 V to 6.5 V
- Low $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$
- 87m $\Omega$ Typical @ 5V
- 196m Typical @ 1.5V
- Slew Rate Turn-On Time Options
- 1 ms
$-0.5 \mu \mathrm{~s}$
- $100 \mu \mathrm{~s}$
- Fast Shutdown Load Discharge Option
- Low Quiescent Current
- Typically 500nA
- TTL/CMOS Input Logic Level
- Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Available in TSOPJW-12 package


## Applications

- Cellular Telephones
- Digital Still Cameras
- Notebook Computers
- PDA Phones
- PDAs
- PMPs
- Smartphones


## Typical Application



## Pin Descriptions

| Pin \# | Symbol | Function |
| :---: | :---: | :--- |
| 1 | FAST | Active-high input switches between FAST (Logic H) and SLOW (Logic L) slew rate. |
| 2 | INA | This is the pin to the P-channel MOSFET source for Switch A. Bypass to ground <br> through a $1 \mu$ F capacitor. INA is independent of INB. |
| 3 | ENA | Active-High Enable Input A. A logic low turns the switch off and the device consumes <br> less than $1 \mu \mathrm{~A}$ of current. Logic high resumes normal operation. |
| 4 | ENB | Active-High Enable Input B. A logic low turns the switch off and the device consumes <br> less than $1 \mu \mathrm{~A}$ of current. Logic high resumes normal operation. |
| 5 | INB | This is the pin to the P-channel MOSFET source for Switch B. Bypass to ground <br> through a 1 $\mu$ F capacitor. INB is independent of INA. |
| 6 | N/C | Not connected. |
| 7 | OUTB | This is the pin to the P-channel MOSFET drain connection. Bypass to ground through <br> a 0.1 $\mu$ F capacitor. |
| 12 | OUTA | Ground connection. <br> This is the pin to the P-channel MOSFET drain connection. Bypass to ground through <br> a 0.1 $\mu$ F capacitor. |

## Pin Configuration

TSOPJW-12
(Top View)

| FAST 1 | 12 | $\square$ OUTA |
| :---: | :---: | :---: |
| INA $\square^{2}$ | ${ }^{11}$ | GND |
| ENA ${ }^{3}$ | 10 | $\checkmark$ GND |
| ENB $\square^{4}$ | 9 | GND |
| INB $\square$ | 8 | $\square$ GND |
| N/C $\square$ | 7 | OUTB |

## Selector Guide

| Part Number | FAST (H)Slew Rate (Typ) <br> SLOW (L) | Active <br> Pull-Down | Enable |
| :---: | :---: | :---: | :---: |
| AAT4252A-1 ${ }^{1}$ | 1 ms |  | NO |
| AAT4252A-2 | Active High |  |  |
| AAT4252A-3 | $0.5 \mu \mathrm{~s}$ | NO | Active High |

## Absolute Maximum Ratings ${ }^{2}$

| Symbol | Description |  | Value | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | IN to GND |  | -0.3 to 7 | V |
| $\mathrm{V}_{\text {EN }}$, FAST | EN, FAST to GND |  | -0.3 to 7 | V |
| $\mathrm{V}_{\text {OUT }}$ | OUT to GND |  | -0.3 to $\mathrm{V}_{\text {IN }}+0.3$ | V |
| $\mathrm{I}_{\text {MAX }}$ | Maximum Continuous Switch Current |  | 1.8 | A |
| $\mathrm{I}_{\mathrm{DM}}$ | Maximum Pulsed Current | $\mathrm{IN} \geq 2.5 \mathrm{~V}$ | 5.5 | A |
|  |  | $\mathrm{IN} \leq 2.5 \mathrm{~V}$ | 2.0 |  |
| $\mathrm{T}_{\mathrm{J}}$ | Operating Junction Temperature Range |  | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {LEAD }}$ | Maximum Soldering Temperature (at leads) |  | 300 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {ESD }}$ | ESD Rating ${ }^{3}$ - HBM |  | 4000 | V |

## Thermal Characteristics ${ }^{4}$

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance | 160 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Maximum Power Dissipation | 625 | mW |

[^0]
## Electrical Characteristics ${ }^{1}$

$\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Per channel.

| Symbol | Description | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AAT4252A All Versions |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Operation Voltage |  | 1.5 |  | 6.5 | V |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | $\begin{aligned} & \text { ON/OFF }=\text { ACTIVE, FAST }=\mathrm{V}_{\text {IN }}, \\ & \mathrm{I}_{\text {OUT }}=0 \end{aligned}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {Q(OFF) }}$ | Off Supply Current | ON/OFF = Inactive, OUT = Open |  |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SD(OFF) }}$ | Off Switch Current ${ }^{2}$ | ON/OFF $=$ GND, $\mathrm{V}_{\text {OUT }}=0$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | On-Resistance | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ |  | 87 | 155 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\text {IN }}=4.2 \mathrm{~V}$ |  | 92 |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=3.0 \mathrm{~V}$ |  | 103 |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=1.8 \mathrm{~V}$ |  | 145 |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$ |  | 196 |  |  |
| TCR ${ }_{\text {RDS }}$ | On Resistance Temp Co |  |  | 2800 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{LL}}$ | ON/OFF Input Logic Low Voltage | $\mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$ to 5.5 V |  |  | 0.4 | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | ON/OFF Input Logic High Voltage | $\mathrm{V}_{\text {IN }}=1.5 \mathrm{~V}$ to 5.5 V | 1.4 |  |  | V |
| $\mathrm{I}_{\text {SINK }}$ | ON/OFF Input Leakage | $\mathrm{V}_{\text {ONOFF }}=5.5 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
| AAT4252A-1 ${ }^{12}$ |  |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{D} \text { (ON) }}$ | Output Turn-On Delay Time | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=10 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 10 | 40 | $\mu \mathrm{s}$ |
| Ton | Turn-On Rise Time | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=10 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 600 | 1500 | us |
| $\mathrm{T}_{\text {D(OFF) }}$ | Output Turn-OFF Delay Time | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=10 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 2.0 | 10 | $\mu \mathrm{s}$ |
| AAT4252A-2 ${ }^{2}$ |  |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{D} \text { (ON) }}$ | Output Turn-On Delay Time | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=10 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.5 | 2 | us |
| $\mathrm{T}_{\text {ON }}$ | Turn-On Rise Time | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=10 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.5 | 1.0 | us |
| $\mathrm{T}_{\text {D(OFF) }}$ | Output Turn-OFF Delay Time | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=10 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 4.0 | 10 | us |
| AAT4252A-3 |  |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{D} \text { (ON) }}$ | Output Turn-On Delay Time | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=10 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 10 | 40 | $\mu \mathrm{s}$ |
| Ton | Turn-On Rise Time | $\begin{aligned} & \mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=10 \Omega, \mathrm{FAST}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 65 | 150 | $\mu \mathrm{s}$ |
| Ton | Turn-On Rise Time | $\begin{aligned} & \mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{LOAD}}=10 \Omega, \mathrm{FAST}=0 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 600 | 1500 | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {D(OFF) }}$ | Output Turn-OFF Delay Time | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{R}_{\text {LOAD }}=10, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 2.0 | 10 | us |
| $\mathrm{R}_{\text {PD }}$ | Output Pull-Down Resistance During OFF | ON/OFF $=$ Inactive, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 10 | 50 | $\Omega$ |

[^1]
## Typical Characteristics

$\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.

Quiescent Current vs. Temperature
(No Load; Single Switch)


Off Supply Current vs. Temperature
(No Load; EN = GND; $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$ )


On-Resistance vs. Temperature


Quiescent Current vs. Input Voltage
(No Load; Single Switch)


Typical ON/OFF Threshold vs. Input Voltage


On-Resistance vs. Input Voltage


## Typical Characteristics

$\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.

Output Turn-On
$\left(V_{\text {INA }} / V_{\text {ENA }}=5 \mathrm{~V} ; \mathrm{V}_{\text {INB }} / V_{\text {ENB }}=3 \mathrm{~V} ; \mathrm{R}_{\mathrm{LA}}=10 \Omega ; \mathrm{R}_{\mathrm{LB}}=20 \Omega\right)$


Time (500 $\mu \mathrm{s} / \mathrm{div}$ )

$\left(V_{\text {IN }}=5 V ; R_{L}=10 \Omega\right)$

Time ( $500 \mu \mathrm{~s} / \mathrm{div}$ )

Time (500 $\mu \mathrm{s} / \mathrm{div}$ )


Output Turn-On
$\left(V_{\text {IN }}=3 V ; R_{L}=20 \Omega\right)$


Time ( $500 \mu \mathrm{~s} / \mathrm{div}$ )



Typical Characteristics
$\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.
Output Turn-Off
( $\mathrm{V}_{\text {IN }}=3 \mathrm{~V}$; $\mathrm{R}_{\mathrm{L}}=20 \mathrm{Q}$ )


Time ( $5 \mu \mathrm{~s} / \mathrm{div}$ )

## Functional Block Diagram



## Functional Description

The AAT4252A is a family of flexible dual P-channel MOSFET power switches designed for highside load switching applications. There are three versions of the AAT4252A with different turn-on and turn-off characteristics to choose from, depending upon the specific requirements of an application.

The first version, the AAT4252A-1, has a moderate turn-on slew rate feature, which reduces in-rush current when the MOSFET is turned on. This function allows the load switch to be implemented with either a small input capacitor or no input capacitor at all. During turn-on slewing, the current ramps linearly until it reaches the level required for the output load condition. The proprietary turn-on current control method works by careful control and monitoring of the MOSFET gate voltage. When the device is switched ON, the gate voltage is quickly increased to the threshold level of the MOSFET. Once at this level, the current begins to slew as the gate voltage is slowly increased until the MOSFET becomes fully enhanced. Once it has reached this point the gate is quickly increased to the full input voltage and the $R_{D S(O N)}$ is minimized.
The second version, the AAT4252A-2, is a very fast switch intended for high-speed switching applications. This version has no turn-on slew rate control and no special output discharge features.

The final switch version, the AAT4252A-3, has the addition of a minimized slew rate limited turn-on function and a shutdown output discharge circuit to rapidly turn off a load when the load switch is disabled through the ON/OFF pin. Using the FAST input pin on the AAT4252A-3, the device can be manually switched to a slower slew rate.
All versions of the AAT4252A operate with input voltages ranging from 1.5 V to 6.5 V . All versions of this device have extremely low operating current, making them ideal for battery-powered applications.

The ON/OFF control pin is TTL compatible and will also function with 2.5 V to 5 V logic systems, making the AAT4252A an ideal level-shifting load switch.

## Applications Information

## Input Capacitor

$\mathrm{A} 1 \mu \mathrm{~F}$ or larger capacitor is typically recommended for $\mathrm{C}_{\text {IN }}$ in most applications. $\mathrm{A}_{\mathrm{IN}}$ capacitor is not required for basic operation; however, it is useful in preventing load transients from affecting upstream circuits. $\mathrm{C}_{\mathrm{IN}}$ should be located as close to the device VIN pin as practically possible. Ceramic, tantalum, or aluminum electrolytic capacitors may be selected for $\mathrm{C}_{\mathbb{I N}}$. There is no specific capacitor equivalent series resistance (ESR) requirement for $\mathrm{C}_{\mathbb{N}^{N}}$. However, for higher current $\mathrm{C}_{\mathbb{N}}$, ceramic capacitors are recommended for CIN due to their inherent capability over tantalum capacitors to withstand input current surges from low-impedance sources, such as batteries in portable devices.

## Output Capacitor

For proper slew operation, a $0.1 \mu \mathrm{~F}$ capacitor or greater is required between $\mathrm{V}_{\text {OUt }}$ and GND. Likewise, with the output capacitor, there is no specific capacitor ESR requirement. If desired, $\mathrm{C}_{\text {out }}$ may be increased without limit to accommodate any load transient condition without adversely affecting the slew rate.

## Enable Function

The AAT4252A features an enable / disable function. This pin (ON) is active high and is compatible with TTL or CMOS logic. To assure the load switch will turn on, the ON control level must be greater than 2.0 V . The load switch will go into shutdown mode when the voltage on the ON pin falls below 0.8 V . When the load switch is in shutdown mode, the OUT pin is tri-stated, and quiescent current drops to leakage levels below $1 \mu \mathrm{~A}$.

## Reverse Output-to-Input Voltage Conditions and Protection

Under normal operating conditions, a parasitic diode exists between the output and input of the load switch. The input voltage should always remain greater than the output load voltage, maintaining a reverse bias on the internal parasitic diode. Conditions where $\mathrm{V}_{\text {OUT }}$ might exceed $\mathrm{V}_{\text {IN }}$ should be avoided since this would forward bias the internal parasitic diode and allow excessive current flow into
the $\mathrm{V}_{\text {Out }}$ pin, possibly damaging the load switch. In applications where there is a possibility of $\mathrm{V}_{\text {OUT }}$ exceeding $\mathrm{V}_{\mathrm{IN}}$ for brief periods of time during normal operation, the use of a larger value $\mathrm{C}_{\mathbb{1}}$ capacitor is highly recommended. A larger value of $\mathrm{C}_{\mathrm{IN}}$ with respect to $\mathrm{C}_{\mathrm{OUT}}$ will effect a slower $\mathrm{C}_{\mathrm{IN}}$ decay rate during shutdown, thus preventing $\mathrm{V}_{\text {OUt }}$ from exceeding $\mathrm{V}_{\mathbb{I N}}$. In applications where there is a greater danger of $\mathrm{V}_{\text {OUT }}$ exceeding $\mathrm{V}_{\text {IN }}$ for extended periods of time, it is recommended to place a Schottky diode from $\mathrm{V}_{\text {IN }}$ to $\mathrm{V}_{\text {OUT }}$ (connecting the cathode to $\mathrm{V}_{\text {IN }}$ and anode to $\mathrm{V}_{\text {OUT }}$ ). The Schottky diode forward voltage should be less than 0.45 V .

## Thermal Considerations and High Output Current Applications

The AAT4252A is designed to deliver a continuous output load current. The limiting characteristic for maximum safe operating output load current is package power dissipation. In order to obtain high operating currents, careful device layout and circuit operating conditions must be taken into account.

The following discussions will assume the load switch is mounted on a printed circuit board utilizing the minimum recommended footprint as stated in the Printed Circuit Board Layout Recommendations section of this datasheet.

At any given ambient temperature $\left(T_{A}\right)$, the maximum package power dissipation can be determined by the following equation:

$$
P_{D(\text { MAX })}=\frac{T_{J(\text { MAX })}-T_{A}}{\theta_{J A}}
$$

Constants for the AAT4252A are maximum junction temperature ( $\left.\mathrm{T}_{\mathrm{J}(\mathrm{MAX})}=125^{\circ} \mathrm{C}^{1}\right)$ and package thermal resistance ( $\theta_{\mathrm{JA}}=160^{\circ} \mathrm{C} / \mathrm{W}$ ). Worst case conditions are calculated at the maximum operating temperature, $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$. Typical conditions are calculated under normal ambient conditions where $\mathrm{T}_{\mathrm{A}}=$ $25^{\circ} \mathrm{C}$. At $\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}, \mathrm{P}_{\mathrm{D}(\text { MAX })}=250 \mathrm{~mW}$. At $\mathrm{T}_{\mathrm{A}}=$ $25^{\circ} \mathrm{C}, \mathrm{P}_{\mathrm{D}(\text { MAX })}=625 \mathrm{~mW}$.

The maximum continuous output current for the AAT4252A is a function of the package power dissipation and the $R_{D S}$ of the MOSFET at $T_{\text {JMAX) }}$. The maximum $R_{D S}$ of the MOSFET at $T_{J(M A X)}$ is calculated by increasing the maximum room temperature $R_{D S}$ by the $R_{D S}$ temperature coefficient. The temperature coefficient ( $\mathrm{T}_{\mathrm{C}}$ ) is $2800 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$. Therefore, at $125^{\circ} \mathrm{C}$ :
$\mathrm{R}_{\mathrm{DS}(\mathrm{MAX})}=\mathrm{R}_{\mathrm{DS}\left(25^{\circ} \mathrm{C}\right)} \cdot\left(1+\mathrm{T}_{\mathrm{C}} \cdot \Delta \mathrm{T}\right)$
$R_{D S(\text { MAX })}=155 \mathrm{~m} \Omega \cdot\left(1+0.002800 \cdot\left(125^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)\right)$
$R_{\text {DS(MAX) }}=198 \mathrm{~m} \Omega$
For maximum current, refer to the following equation:

$$
\mathrm{I}_{\mathrm{OUT}(\mathrm{MAX})}<\sqrt{\frac{\mathrm{P}_{\mathrm{D}(\text { MAX })}}{\mathrm{R}_{\mathrm{DS}}}}
$$

For example, if $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{DS}(\mathrm{MAX})}=198 \mathrm{~m} \Omega$, and $\mathrm{T}_{\mathrm{A}}$ $=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{OUT}(\text { MAX })}=1.8 \mathrm{~A}$. If the output load current were to exceed 1.8 A or if the ambient temperature were to increase, the internal die temperature would increase and the device would be damaged. Higher peak currents can be obtained with the AAT4252A. To accomplish this, the device thermal resistance must be reduced by increasing the heat sink area or by operating the load switch in a duty cycle manner. Duty cycles with peaks less than 2 ms in duration can be considered using the method below.

## High Peak Output Current Applications

Some applications require the load switch to operate at a continuous nominal current level with short duration, high-current peaks. Refer to the $I_{D M}$ specification in the Absolute Maximum Ratings table to ensure the AAT4252A's maximum pulsed current rating is not exceeded. The duty cycle for both output current levels must be taken into account. To do so, first calculate the power dissipation at the nominal continuous current level, and then add the additional power dissipation due to the short duration, high-current peak scaled by the duty factor. For example, a 4 V system using an AAT4252A operates at a continuous 100 mA load current level and has short 2A current peaks, as in a GSM application. The current peak occurs for $576 \mu$ s out of a 4.61 ms period.

[^2]
## AAT4252A <br> Dual Slew Rate Controlled Load Switch

First, the current duty cycle is calculated:

$$
\begin{aligned}
& \text { \% Peak Duty Cycle }=\left(\frac{\mathrm{x}}{100}\right)=\left(\frac{576 \mu \mathrm{~s}}{4.61 \mathrm{~ms}}\right) \\
& \% \text { Peak Duty Cycle }=12.5 \%
\end{aligned}
$$

The load current is 100 mA for $87.5 \%$ of the 4.61 ms period and 2 A for $12.5 \%$ of the period. Since the Electrical Characteristics do not report $\mathrm{R}_{\mathrm{DS}(\mathrm{MAX})}$ for 4 V operation, it must be approximated by consulting the chart of $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ vs. $\mathrm{V}_{\mathbb{I N}}$. The $\mathrm{R}_{\mathrm{DS}}$ reported for 5 V at 100 mA and 2 A can be scaled by the ratio seen in the chart to derive the $R_{D S}$ for $4 V V_{I N}$ at $25^{\circ} \mathrm{C}: 155 \mathrm{~m} \Omega \cdot 90 \mathrm{~m} \Omega / 87 \mathrm{~m} \Omega=160.3 \mathrm{~m} \Omega$. De-rated for temperature: $160.3 \mathrm{~m} \Omega \cdot\left(1+0.002800 \times\left(125^{\circ} \mathrm{C}\right.\right.$ $\left.-25^{\circ} \mathrm{C}\right)$ ) $=205 \mathrm{~m} \Omega$. The power dissipation for a 100 mA load is calculated as follows:

$$
\begin{aligned}
& P_{D(M A X)}=I_{O U T}{ }^{2} \cdot R_{D S} \\
& P_{D(100 \mathrm{~mA})}=(100 \mathrm{~mA})^{2} \cdot 205 \mathrm{~m} \Omega \\
& \mathrm{P}_{\mathrm{D}(100 \mathrm{~mA})}=2.05 \mathrm{~mW} \\
& \mathrm{P}_{\mathrm{D}(87.5 \% \mathrm{D} / \mathrm{C})}=\% \mathrm{DC} \cdot \mathrm{P}_{\mathrm{D}(100 \mathrm{~mA})} \\
& \mathrm{P}_{\mathrm{D}(87.5 \% \mathrm{D} / \mathrm{C})}=0.875 \cdot 2.05 \mathrm{~mW} \\
& \mathrm{P}_{\mathrm{D}(87.5 \% \mathrm{D} / \mathrm{C})}=1.8 \mathrm{~mW}
\end{aligned}
$$

The power dissipation for 100 mA load at $87.5 \%$ duty cycle is 1.97 mW . Now the power dissipation for the remaining $12.5 \%$ of the duty cycle at 2 A is calculated:

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{D}(\mathrm{MAX})}=\mathrm{I}_{\mathrm{OUT}}{ }^{2} \cdot \mathrm{R}_{\mathrm{DS}} \\
& \mathrm{P}_{\mathrm{D}(2 \mathrm{~A})}=(2 \mathrm{~A})^{2} \cdot 205 \mathrm{~m} \Omega \\
& \mathrm{P}_{\mathrm{D}(2 \mathrm{~A})}=820.97 \mathrm{~mW} \\
& \mathrm{P}_{\mathrm{D}(12.5 \% \mathrm{D} / \mathrm{C})}=\% \mathrm{DC} \cdot \mathrm{P}_{\mathrm{D}(2 \mathrm{~A})} \\
& \mathrm{P}_{\mathrm{D}(12.5 \% \mathrm{D} / \mathrm{C})}=0.125 \cdot 820.97 \mathrm{~mW} \\
& \mathrm{P}_{\mathrm{D}(12.5 \% \mathrm{D} / \mathrm{C})}=102.6 \mathrm{~mW}
\end{aligned}
$$

The power dissipation for 2 A load at $12.5 \%$ duty cycle is 102.6 mW . Finally, the two power figures are summed to determine the total true power dissipation under the varied load.

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{D}(\text { total) }}=\mathrm{P}_{\mathrm{D}(100 \mathrm{~mA})}+\mathrm{P}_{\mathrm{D}(2 \mathrm{~A})} \\
& \mathrm{P}_{\mathrm{D}(\text { total) })}=1.8 \mathrm{~mW}+102.6 \mathrm{~mW} \\
& \mathrm{P}_{\mathrm{D}(\text { (total) }}=104.4 \mathrm{~mW}
\end{aligned}
$$

The maximum power dissipation for the AAT4252A operating at an ambient temperature of $85^{\circ} \mathrm{C}$ is 250 mW . The device in this example will have a total power dissipation of 104.4 mW . This is well within the thermal limits for safe operation of the device; in fact, at $85^{\circ} \mathrm{C}$, the AAT4252A will handle a 2 A pulse for up to $30 \%$ duty cycle. At lower ambient temperatures, the duty cycle can be further increased.

## Printed Circuit Board Layout Recommendations

For proper thermal management, and to take advantage of the low $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ of the AAT4252A, a few circuit board layout rules should be followed: $\mathrm{V}_{\text {IN }}$ and $\mathrm{V}_{\text {OUt }}$ should be routed using wider than normal traces, and GND should be connected to a ground plane. For best performance, $\mathrm{C}_{\text {IN }}$ and $\mathrm{C}_{\mathrm{OUT}}$ should be placed close to the package pins.

## Evaluation Board Layout

The AAT4252A evaluation layout follows the printed circuit board layout recommendations and can be used for good applications layout. Refer to Figures 1 and 2.
Note: Board layout shown is not to scale.


Figure 1: Evaluation Board Top Side Layout.


Figure 2: Evaluation Board Bottom Side Layout.

## Ordering Information

| Device Option | Package | Marking $^{1}$ | Part Number (Tape and Reel) $^{2}$ |
| :---: | :---: | :---: | :---: |
| AAT4252A-3 | TSOPJW-12 | WSXYY | AAT4252AITP-3-T1 |

All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/pbfree.

## Package Information

TSOPJW-12


All dimensions in millimeters.

[^3]
[^0]:    1. Contact Sales for product availability
    2. Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum Rating should be applied at any one time.
    3. Human body model is a 100 pF capacitor discharged through a $1.5 \mathrm{k} \Omega$ resistor into each pin.
    4. Mounted on an AAT4252A demo board in still $25^{\circ} \mathrm{C}$ air.
[^1]:    1. The AAT4252A is guaranteed to meet performance specifications over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating temperature range and is assured by design, characterization, and correlation with statistical process controls.
    2. Contact Sales for product availability.
[^2]:    1. The actual maximum junction temperature of AAT4252A is $150^{\circ} \mathrm{C}$. However,good design practice is to derate the maximum die temperature down to $125^{\circ} \mathrm{C}$ to prevent the possibility of over temperature damage.
[^3]:    1. $X Y Y=$ assembly and date code.
    2. Sample stock is generally held on part numbers listed in BOLD.
