

AP0503GMA

Pb Free Plating Product



**Advanced Power
Electronics Corp.**

N-CHANNEL ENHANCEMENT MODE


POWER MOSFET

▼ SO-8 similar area footprint and pin assignment

▼ Low Gate Drive Voltage


▼ Lower On-resistance

▼ RoHS Compliant



BV_{DSS}	30V
$R_{DS(ON)}$	4.2mΩ
I_D	75A

Description



APAK-5

The APAK-5 package is preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.

Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	30	V
V_{GS}	Gate-Source Voltage	±12	V
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V$	75	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 4.5V$	56	A
I_{DM}	Pulsed Drain Current ¹	300	A
$P_D @ T_C = 25^\circ C$	Total Power Dissipation	70	W
	Linear Derating Factor	0.6	W/°C
E_{AS}	Single Pulse Avalanche Energy ⁴	29	mJ
I_{AR}	Avalanche Current	24	A
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Value	Units
R_{thj-c}	Thermal Resistance Junction-case	Max.	°C/W
R_{thj-a}	Thermal Resistance Junction-ambient ³	Max.	°C/W



Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=250\mu\text{A}$	30	-	-	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_j$	Breakdown Voltage Temperature Coefficient	Reference to 25°C , $I_D=1\text{mA}$	-	0.018	-	$\text{V}/^\circ\text{C}$
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}$, $I_D=30\text{A}$	-	-	4.2	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}$, $I_D=30\text{A}$	-	-	6	$\text{m}\Omega$
		$V_{\text{GS}}=2.5\text{V}$, $I_D=20\text{A}$	-	-	9	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}$, $I_D=250\mu\text{A}$	0.5	-	1.2	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=5\text{V}$, $I_D=30\text{A}$	-	88	-	S
I_{DSS}	Drain-Source Leakage Current ($T_j=25^\circ\text{C}$)	$V_{\text{DS}}=30\text{V}$, $V_{\text{GS}}=0\text{V}$	-	-	1	uA
	Drain-Source Leakage Current ($T_j=150^\circ\text{C}$)	$V_{\text{DS}}=24\text{V}$, $V_{\text{GS}}=0\text{V}$	-	-	25	uA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}=\pm 12\text{V}$	-	-	± 100	nA
Q_g	Total Gate Charge ²	$I_D=30\text{A}$	-	52	83	nC
Q_{gs}	Gate-Source Charge		-	8	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge		-	21	-	nC
$t_{\text{d(on)}}$	Turn-on Delay Time ²	$V_{\text{DS}}=15\text{V}$	-	19	-	ns
t_r	Rise Time	$I_D=30\text{A}$	-	83	-	ns
$t_{\text{d(off)}}$	Turn-off Delay Time		-	60	-	ns
t_f	Fall Time	$R_G=3.3\Omega$, $V_{\text{GS}}=5\text{V}$	-	115	-	ns
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	5130	8200	pF
C_{oss}	Output Capacitance		-	620	-	pF
C_{rss}	Reverse Transfer Capacitance		-	360	-	pF
R_g	Gate Resistance	$f=1.0\text{MHz}$	-	0.85	1.3	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_S=45\text{A}$, $V_{\text{GS}}=0\text{V}$	-	-	1.3	V
t_{rr}	Reverse Recovery Time ²	$I_S=30\text{A}$, $V_{\text{GS}}=0\text{V}$, $dI/dt=100\text{A}/\mu\text{s}$	-	38	-	ns
Q_{rr}	Reverse Recovery Charge		-	30	-	nC

Notes:

1. Pulse width limited by safe operating area.
2. Pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
3. Surface mounted on FR4 board.
4. Starting $T_j=25^\circ\text{C}$, $V_{\text{DD}}=25\text{V}$, $L=0.1\text{mH}$, $R_G=25\Omega$




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Gate Charge Waveform