DRAM

1 MEG x 1 DRAM

FAST PAGE MODE

AVAILABLE AS MILITARY SPECIFICATIONS

MIL-STD-883

FEATURES

- · Industry standard pinout and timing
- All inputs, outputs and clocks are fully TTL compatible
- · Single +5V±10% power supply
- · Low power, 5mW standby; 175mW active, typical
- · Optional PAGE MODE access cycle
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS, and HIDDEN
- · 512-cycle refresh distributed across 8ms
- Specifications guaranteed over full military temperature range (-55°C to +125°C)

OPTIONS	MARKIN	VG
Timing		
80ns access	- 8	
100ns access	-10	
120ns access	-12	
Packages		
Ceramic DIP (300 mil)	С	No. 101
Ceramic LCC	EC	No. 202

GENERAL DESCRIPTION

The AS4C1024 883C is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1-bit configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. RAS is used to latch the first 10 bits and CAS the latter 10 bits. A READ or WRITE cycle is selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data in (D) is latched by the falling edge of WE or CAS, whichever occurs last. If WE goes LOW prior to CAS going LOW, the output (Q) remains open (High-Z) until the next CAS cycle. If WE goes LOW after data reaches Q, Q is activated and retains the selected cell data as long as CAS remains LOW (regardless of WE or RAS). This late WE pulse results in a READ-WRITE cycle.

PIN ASSIGNMENT (Top View)

18-Pin DIP

(D-6)

D	1	18	Vss
WE	2	17	10
RAS	3	16	CAS
NC	4	15	A9*
A0	5	14] A8
A1	6	13	A7
A2	7	12	A6
A3	8	11] A5
Vcc	9	10	A4

20-Pin LCC




*Address not used for RAS-ONLY REFRESH

PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0 -A9) defined page boundary. The PAGE MODE cycle is always initiated with a row address strobed-in by RAS followed by a column address strobed-in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the PAGE MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS-ONLY, CAS-BEFORE-RAS, or HID-DEN refresh) so that all 512 combinations of RAS addresses (A0-A8) are executed at least every 8ms, regardless of sequence.

FAST PAGE MODE



*NOTE: WE LOW prior to CAS LOW, EW detection circuit output is a HIGH (EARLY-WRITE) CAS LOW prior to WE LOW, EW detection circuit output is a LOW (LATE-WRITE)

TRUTH TABLE

					ADDRE	SSES	DA	TA
FUNCTION		RAS	CAS	WE	^t R	t _C	D (Data In)	Q (Data Out)
Standby		Н	H→X	X	X	X	Don't Care	High-Z
READ		L	L	Н	ROW	COL	Don't Care	Data Out
EARLY-WRITE		L	L	L	ROW	COL	Data In	High-Z
READ-WRITE		L	L	H→L	ROW	COL	Data In	Data Out
FAST-PAGE-MODE	1st Cycle	L	H→L	Н	ROW	COL	Don't Care	Data Out
READ	2nd Cycle	L	H→L	Н	n/a	COL	Don't Care	Data Out
FAST-PAGE-MODE	1st Cycle	L	H→L	L	ROW	COL	Data In	High-Z
EARLY-WRITE	2nd Cycle	L	H→L	L	n/a	COL	Data In	High-Z
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	ROW	COL	Data In	Data Out
READ-WRITE	2nd Cycle	L	H→L	H→L	n/a	COL	Data In	Data Out
RAS-ONLY REFRESH		L	Н	Х	ROW	n/a	Don't Care	High-Z
HIDDEN	READ	L→H→L	L	Н	ROW	COL	Don't Care	Data Out
REFRESH	WRITE	L→H→L	L	L	ROW	COL	Data In	High-Z
CAS-BEFORE-RAS R	EFRESH	H→L	L	Н	X	X	Don't Care	High-Z

ABSOLUTE MAXIMUM RATINGS*

. 20001	
Voltage on Any Pin Relative to Vss	1.5V to +7.0V
Storage Temperature Range	-65°C to +150°C
Power Dissipation	
Lead Temperature (soldering 5 seconds)	
Junction Temperature (Tj)	
Short Circuit Output Current	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (-55°C \leq T_C \leq +125°; Vcc = 5V \pm 10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	
Input High (Logic 1) Voltage, All Inputs	VIH	2.4	Vcc+.5	V	
Input Low (Logic 0) Voltage, All Inputs	VIL	5	0.8	٧	
INPUT LEAKAGE CURRENT Any Input $0V \le V_{IN} \le 6.5V$ (All other pins not under test = $0V$)	lı	-5	5	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ Vouт ≤ 5.5V)	loz	-5	5	μА	
OUTPUT LEVELS	Vон	2.4		V	
Output High Voltage (Iout = -5mA) Output Low Voltage (Iout = 4.2mA)	Vol		0.4	٧	

			MAX			
PARAMETER/CONDITION	SYMBOL	-8	-10	-12	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = ViH)	lcc1	3	3	3	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc -0.2V; all other inputs = Vcc -0.2V)	lcc2	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC (MIN))	lccs	90	80	70	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL; CAS, Address Cycling: *PC = *PC (MIN))	lcc4	70	60	50	mA	3, 4
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling; CAS = VIH: ^t RC = ^t RC (MIN))	lccs	90	80	70	mA	3
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC (MIN))	Icce	90	80	70	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9, D	Ci1		7	pF	2
Input Capacitance: RAS, CAS, WE	Cı2		7	pF	2
Output Capacitance: Q	Co		8	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (-55°C \leq T_C \leq +125°; Vcc = 5V \pm 10%)

AC CHARACTERISTICS			-8		-10		-12		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	150		180		210		ns	
READ-WRITE cycle time	¹ RWC	175		210		245		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	45		55		65		ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	70		85		100		ns	
Access time from RAS	†RAC		80		100		120	ns	14
Access time from CAS	^t CAC		20		25		30	ns	15
Access time from column address	t _{AA}		40		50		60	ns	
Access time from CAS precharge	^t CPA		40		50		60	ns	
RAS pulse width	^t RAS	80	100,000	100	100,000	120	100,000	ns	
RAS pulse width (FAST PAGE MODE)	^t RASP	80	100,000	100	100,000	120	100,000	ńs	
RAS hold time	^t R\$H	20		25		30		ns	
RAS precharge time	^t RP	60		70		80		ns	
CAS pulse width	¹ CAS	20	100,000	25	100,000	30	100,000	ns	
CAS hold time	¹ CSH	80		100		120		ns	
CAS precharge time	¹ CPN	10		12		15		ns	16
CAS precharge time (FAST PAGE MODE)	^t CP	10		12		15		ns	
RAS to CAS delay time	tRCD	20	60	25	75	25	90	ns	17
CAS to RAS precharge time	^t CRP	5		5		10		ns	
Row address setup time	†ASR	0		0		0		ns	
Row address hold time	†RAH	10		15		15		ns	
RAS to column address delay time	^t RAD	15	40	20	50	20	60	ns	18
Column address setup time	†ASC	0		0		0		ns	
Column address hold time	^t CAH	15		20		25		ns	
Column address hold time (referenced to RAS)	tAR .	60		70		80		ns	
Column address to RAS lead time	^t RAL	40		50		60		ns	
Read command setup time	tRCS	0		0		0		ns	
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	19
CAS to output in Low-Z	†CLZ	0		0		0		ns	
Output buffer turn-off delay	†OFF	0	20	0	20	0	30	ns	20
WE command setup time	¹WCS	0		0		0		ns	21



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Notes: 6, 7, 8, 9, 10, 11, 12, 13) (-55°C \leq T C \leq 125°C, VCC = 5.0V \pm 10%)

AC CHARACTERISTICS			8	-	10	-	12		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
WRITE command hold time	t WCH	15		20		25		ns	
WRITE command hold time (referenced to RAS\)	[†] WCR	60		70		80		ns	
WRITE command pulse width	t WP	15		20		25		ns	
WRITE command to RAS\ lead time	t RWL	20		25		30		ns	
WRITE command to CAS\ lead time	t CWL	20		25		30		ns	
Data-in set-up time	t DS	0		0		0		ns	22
Data-in hold time	t DH	15		20		25		ns	22
Data-in hold time referenced to RAS\	t DHR	60		70		80		ns	
RAS\ to WRITE delay	t RWD	80		100		120		ns	21
Column address to WE\ delay time	t AWD	40		50		60		ns	21
CAS\ to WRITE delay	t CWD	20		25		30		ns	21
Transition time (rise or fall)	^t T	3	50	3	50	3	50	ns	
Refresh period (512 cycles)	^t REF		8		8		8	ms	
RAS\ to CAS\ precharge time	^t RPC	0		0		0		ns	
CAS\ set-up time (CAS-BEFORE-RAS REFRESH)	¹ CSR	10		10		10		ns	5
CAS\ hold time (CAS-BEFORE-RAS REFRESH)	t CHR	15		20		25		ns	5
WE\ set-up time before RAS\ low	^t WRP	10		10		10		ns	9,10,11
WE\ hold time after RAS\ low CAS\ before RAS\ refresh	^t WPH	10		10		10		ns	9,10,11


AS4C1024883C

NOTES


- 1. All voltages referenced to Vss.
- 2. This parameter is sampled, not 100% tested. Capacitance is measured with Vcc = 5V, f = 1 MHz at less than 50mVrms; T_A = 25°C ±3°C; Vbias = 2.4V applied to each input and output individually with remaining inputs and outputs open.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- 5. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (-55°C ≤ T_C ≤ +125°C) is assured.
- An initial pause of 100µs is required after power-up followed by any eight RAS refresh only cycles or CBR refresh cycle (WE\ held high) before proper device operation is assured.
- AC characteristics assume transition time (^lT) = 5ns. This parameter is not measured.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VII. (or between VIL and VIH).
- In addition to meeting the transition rate specification, all input signals must transit between Vih and Vil. (or between Vil. and Vih) in a monotonic manner.
- 11. If CAS = ViH, data output (Q) is High-Z.
- If CAS = VIL, Q may contain data from the last valid READ cycle.
- Measured with a load equivalent to 2 TTL gates and 100pF.
- 14. Assumes that 'RCD < 'RCD (MAX).
- 15. Assumes that 'RCD ≥ 'RCD (MAX).

- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, CAS must be pulsed HIGH for CPN.
- 17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
- 18. Operation within the 'RAD (MAX) limit ensures that 'RCD (MAX) can be met. 'RAD (MAX) is specified as a reference point only; if 'RAD is greater than the specified 'RAD (MAX) limit, then access time is controlled exclusively by 'AA.
- Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- 20. ^tOFF (MAX) defines the time at which the output achieves open circuit condition. ^tOFF (MAX) is not referenced to Voн or Vol.
- 21. ¹WCS, ¹RWD, ¹AWD and ¹CWD are restrictive operating parameters in late WRITE, READ-WRITE and READ-MODIFY-WRITE cycles only. If ¹WCS ≥ ¹WCS (MIN), the cycle is an early WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ¹RWD ≥ ¹RWD (MIN), ¹AWD ≥ ¹AWD (MIN) and ¹CWD ≥ ¹CWD (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of the Q (at access time and until CAS goes back to ViH) is indeterminate.
- These parameters are referenced to CAS leading edge in early WRITE cycles and WE leading edge in late WRITE or READ-WRITE cycles.
- 23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$.


READ CYCLE




EARLY-WRITE CYCLE




READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE



FAST-PAGE-MODE EARLY-WRITE CYCLE




FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




RAS-ONLY REFRESH CYCLE

(ADDR = A0-A8; A9 and WE = DON'T CARE)




CAS-BEFORE-RAS REFRESH CYCLE

(A0-A9 and WE = DON'T CARE)



HIDDEN REFRESH CYCLE 23 (WE = HIGH)



ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (per Method 5005, Table I)
INTERIM ELECTRICAL (PRE-BURN-IN) TEST PARAMETERS (Method 5004)	2, 8A, 10
FINAL ELECTRICAL TEST PARAMETERS (Method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
GROUP A TEST REQUIREMENTS (Method 5005)	1, 2, 3, 4**, 7, 8, 9, 10, 11
GROUP C AND D END-POINT ELECTRICAL PARAMETERS (Method 5005)	1, 2, 3, 7, 8, 9, 10, 11

* PDA applies to subgroups 1 and 7.

^{**} Subgroup 4 shall be measured only for initial qualification and after process or design changes, which may affect input or output capacitance.