

SRAM AS5LC1008

Austin Semiconductor, Inc.

128K x 8 SRAM

High-Speed CMOS SRAM with 3.3V Revolutionary Pinout

FEATURES

- High-speed access times of 10, 12, 15 and 20 ns
- High-performance, low-power CMOS process
- Multiple center power and ground pins for greater noise immunity
- Easy memory expansion with CE\ and OE\ options
- CE\ power-down

_ ___. _ . . _

• Fully static operation: no clock or refresh required

- TTL compatible inputs and outputs
- Single 3.3V power supply

OPTIONS	MARKING				
Timing					
10ns access	-10				
12ns access	-12				
15ns access	-15				
20ns access	-20				
• Package					
Plastic SOJ (32-pin, 400-mil)	DJ	No. 906			
*Ceramic SOJ (32-pin, 400-mil)	DCJ	No. 501			
Operating Temperature Ranges					
-Military (-55 $^{\circ}$ C to +125 $^{\circ}$ C)	XT				

^{*}Consult Factory, Possible Future Offering

GENERAL DESCRIPTION

-Industrial (-40° C to $+85^{\circ}$ C)

The ASI AS5LC1008 is a very high-speed, low power, 131,072-word by 8-bit CMOS static RAM in revolutionary pinout. The AS5LC1008 is fabricated using high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When CE\ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 250µW (typical) with CMOS input levels.

The AS5LC1008 operates from a single 3.3V power supply and all inputs are TTL-compatible.


PIN ASSIGNMENT (Top View)						
	32-Pin, 400-mil Plastic SOJ (DJ) & Ceramic SOJ (DCJ)					
A0	32 A16 31 A15 30 A14 29 A13 28 OE\ 27 I/O 7 26 I/O 6 25 GND 24 Vcc 23 I/O 5 22 I/O 4 21 A12 20 A11 19 A10 18 A9 17 A8					

PIN FUNCTIONS

PIN	DESCRIPTION
A0 - A16	Address Inputs
CE/	Chip Enable Input
OE\	Output Enable Input
WE\	Write Enable Input
I/O0 - I/O7	Bidirectional Ports
V_{CC}	Power
GND	Ground

For more products and information please visit our web site at www.austinsemiconductor.com

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS*

Terminal Voltage with Respect to GND (V _{TERM})	0.5V to $V_{CC} + 0.5V$
Temperature Under Bias (T _{BIAS})	-55° C to $+125^{\circ}$ C
Storage Temperature (T _{STG})	-65°C to +150°C
Power Dissipation (P _T)	1.0W

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

TRUTH TABLE

Mode	WE\	CE\	OE\	I/O Operation	V _{CC} Current
Not Selected (Power-down)	Х	Н	Х	High-Z	I _{SB1} , I _{SB2}
Output Disabled	Н	L	Η	High-Z	I _{CC1} , I _{CC2}
Read	Н	L	L	D _{OUT}	I _{CC1} , I _{CC2}
Write	L	L	Х	D _{IN}	I _{CC1} , I _{CC2}

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

 $(-55^{\circ}\text{C} < \text{T}_{\Delta} < +125^{\circ}\text{C} \text{ or } -40^{\circ}\text{C to } +85^{\circ}\text{C}; \text{ Vcc} = 3.3\text{V} +0.3\text{V})$

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
Output HIGH Voltage	V _{OH}	$V_{CC} = Min., I_{OH} = -4.0mA$	2.4		V
Output LOW Voltage	V _{OL}	$V_{CC} = Min., I_{OL} = 8.0mA$		0.4	V
Input HIGH Voltage	V_{IH}		2.2	$V_{CC} + 0.3$	V
Input LOW Voltage ¹	V_{IL}		-0.3	0.8	V
Input Leakage	I _{LI}	$GND \leq V_IN \leq V_CC$	-5	5	μΑ
Output Leakage	I _{LO}	GND \leq V _{OUT} \leq V _{CC} ; Outputs Disabled	-5	5	μΑ

NOTE: 1. $V_{IL} = -3.0V$ for pulse width less than 10ns.

POWER SUPPLY CHARACTERISTICS¹

 $(-55^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C} \text{ or } -40^{\circ}\text{C to } +85^{\circ}\text{C}; \text{Vcc} = 3.3\text{V} +0.3\text{V})$

			-10				-10 -12		-15		-20		
PARAMETER	SYM	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT		
V _{CC} Dynamic Operating Supply Current	I _{CC}	$V_{CC} = Max, CE \setminus = V_{IL},$ $I_{OUT} = 0 \text{ mA}, f = Max}$		160		140	1	130	1	120	mA		
TTL Standby Current	I _{SB}	$V_{CC} = Max$, $V_{IN} = V_{IH}$ or V_{IL} $CE \setminus V_{IH}$, $f = Max$		45		40	-	35	-	30	mA		
(TTL Inputs)	I _{SB1}	$V_{CC} = Max$, $V_{IN} = V_{IH}$ or V_{IL} $CE \setminus \geq V_{IH}$, $f = 0$		30		30		30		30	mA		
CMOS Standby Current (CMOS Inputs)	I _{SB2}	$V_{IN} \ge V_{CC} - 0.2V$, or $V_{IN} \le 0.2V$, f = 0		10		10		10		10	mA		

NOTE: 1. At $f = f_{MAX}$, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

CAPACITANCE^{1,2}

PARAMETER	SYMBOL	CONDITIONS	MAX	UNIT
Input Capacitance	C _{IN}	$V_{IN} = 0V$	6	pF
Input/Output Capacitance	C _{I/O}	$V_{OUT} = 0V$	8	pF

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions: $T_A = 25$ °C, f = 1MHz, $V_{CC} = 3.3$ V.



Austin Semiconductor, Inc.

READ CYCLE SWITCHING CHARACTERISTICS¹

 $(-55^{\circ}C < T_A < +125^{\circ}C \text{ or } -40^{\circ}C \text{ to } +85^{\circ}C; \text{ Vcc} = 3.3\text{V } +0.3\text{V})$

		`-	10	-1	12	-1	15	-2	20	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Read Cycle Time	t _{RC}	10		12		15		20		ns
Address Access Time	t _{AA}		10		12		15		20	ns
Output Hold time	t _{OHA}	2		2		2		2		ns
CE\ Access Time	t _{ACE}		10		12		15		20	ns
OE\ Access Time	t _{DOE}		5		6		7		8	ns
OE\ to Low-Z Output	t _{LZOE} ²	0		0		0		0		ns
OE\ to High-Z Output	t _{HZOE} ²	0	5	0	6	0	7	0	8	ns
CE\ to Low-Z Output	t _{LZCE} ²	2		2		2		2		ns
CE∖ to High-Z Output	t _{HZCE} ²	0	5	0	6	0	7	0	8	ns

AC TEST CONDITIONS

PARAMETER	UNIT
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3ns
Input and Output timing and Reference Levels	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS




FIGURE 1





FIGURE 2


^{1.} Test conditions assume signal transition times of 3ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and C1 output loading specified in Figure 1.

^{2.} Tested with the C2 load in Figure 1. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

READ CYCLE #1^{1,2}



READ CYCLE #21,3



NOTES:

- 1. WE\ is HIGH for a Read Cycle.
- 2. The device is continuously selected. OE\, CE\ = V_{IL} .
 3. Address is valid prior to or coincident with CE\ LOW transitions.


WRITE CYCLE SWITCHING CHARACTERISTICS^{1,3}

 $(-55^{\circ}\text{C} < \text{T}_{\Delta} < +125^{\circ}\text{C} \text{ or } -40^{\circ}\text{C to } +85^{\circ}\text{C}; \text{ Vcc} = 3.3\text{V} +0.3\text{V})$

		-10		-1	12	-15		-20		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Write Cycle Time	t _{WC}	10		12		15		20		ns
CE\ to Write End	t _{SCE}	7		8		9		10		ns
Address Setup Time to Write End	t _{AW}	8		9		10		12		ns
Address Hold from Write End	t _{HA}	0		0		0		0		ns
Address Setup Time	t _{SA}	0		0		0		0		ns
WE\ Pulse Width (OE\ HIGH)	t _{PWE1}	7		8		9		10		ns
WE\ Pulse Width (OE\ LOW)	t _{PWE2} 2	10		12		12		15		ns
Data Setup to Write End	t _{SD}	5		6		7		8		ns
Data Hold to Write End	t _{HD}	0		0		0		0		ns
WE\ LOW to High-Z Output	t _{HZWE} ²		5		6		7		8	ns
WE\ HIGH to Low-Z Output	t _{LZWE} 2	2		2		2		2		ns

NOTES:

WRITE CYCLE #1^{1,2} (CE\ Controlled, OE\ = HIGH or LOW)




^{1.} Test conditions assume signal transition times of 3ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

^{2.} Tested with the load in Figure 2. Transition is measured ±200 mV from steady-state voltage. Not 100% tested.


^{3.} The internal write time is defined by the overlap of CE\LOW and WE\LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.



WRITE CYCLE #21 (WE\ Controlled, OE\ = HIGH during Write Cycle)



WRITE CYCLE #3 (WE\ Controlled, OE\ = LOW during Write Cycle)




1. The internal write time is defined by the overlap of CE\LOW and WE\LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.

2. I/O will assume the High-Z state if OE\ \bullet $V_{IH}^{}.$

MECHANICAL DEFINITION*


ASI Case #906 (Package Designator DJ)





	ASI SPECIFICATIONS								
SYMBOL	MIN	MAX							
Α	0.128	0.148							
A1	0.025								
A2	0.082								
В	0.015	0.020							
b	0.026	0.032							
С	0.007	0.013							
D	0.820	0.830							
Е	0.435	0.445							
E1	0.395 0.405								
E2	0.370 BSC								
е	0.050 BSC								

MECHANICAL DEFINITIONS*

ASI Case #501 (Package Designator DCJ) POSSIBLE FUTURE OFFERING, CONTACT FACTORY







	ASI SPECIFICATIONS		
SYMBOL	MIN	MAX	
Α	0.132	0.144	
A2	0.026	0.036	
B1	0.030	0.040	
B1	0.015	0.019	
D	0.812	0.828	
D1	0.740	0.760	
E	0.405	0.415	
E1	0.435	0.445	
E2	0.360	0.380	
е	0.050 BSC		

ORDERING INFORMATION

EXAMPLE: AS5LC1008DJ-12/XT

Device Number	Package Type	Speed ns	Process
AS5LC1008	DJ	-10	/*
AS5LC1008	DJ	-12	/*
AS5LC1008	DJ	-15	/*
AS5LC1008	DJ	-20	/*

EXAMPLE: AS5LC1008DCJ-10/IT

Device Number	Package Type	Speed ns	Process
AS5LC1008	DCJ	-10	/*
AS5LC1008	DCJ	-12	/*
AS5LC1008	DCJ	-15	/*
AS5LC1008	DCJ	-20	/*

*AVAILABLE PROCESSES

IT = Industrial Temperature Range -40°C to +85°C XT = Military Temperature Range -55°C to +125°C