

#### **OVERVIEW**

The CF5073 series are VCXO ICs with built-in varicap diode. They use a recently developed negative-resistance switching oscillation circuit, at oscillation startup and during normal oscillation, for both good oscillation startup characteristics and wide pullrange. Furthermore, it employs a CMOS process varicap diode, and also features all the necessary VCXO structure circuit components on a single chip, forming a VCXO module with just the connection of an external crystal.

#### FEATURES

- 3.0 to 3.6V supply voltage range
- 10MHz to 60MHz operating frequency (varies with version)
- Uses negative-resistance switching function
- Varicap diode built-in
- Frequency divider built-in (varies with version: f<sub>O</sub>, f<sub>O</sub>/2, f<sub>O</sub>/4, f<sub>O</sub>/8, f<sub>O</sub>/16, f<sub>O</sub>/32)
- CMOS output level
- $50 \pm 10\%$  output duty
- 6mA (min) output drive capability
- 15pF output load capacitance C<sub>L</sub>
- Standby function (high impedance in standby mode)
- Chip form (CF5073 $\times$ )

Version	Typical oscillation	Output frequency							
Version	frequency <sup>1</sup> [MHz]	CF5073×1	CF5073×2 <sup>2</sup>	CF5073×3 <sup>2</sup>	CF5073×4 <sup>2</sup>	CF5073×5 <sup>2</sup>	CF5073×6 <sup>2</sup>		
CF5073A×	16								
CF5073B×	23		f /0	£ /A					
CF5073C×	30	f.			f <sub>O</sub> /8	f <sub>O</sub> /16	f <sub>0</sub> /32		
CF5073D×	37	fo	f <sub>O</sub> /2	f <sub>O</sub> /4	10/0	10/10	10/32		
CF5073E×	44								
CF5073F×	51								

 The typical oscillation frequency is the oscillation frequency criteria for use when selecting the device version. Note that the oscillation characteristics and pullability vary with the crystal used and the mounting conditions. Even for the same frequency, the optimal version can vary with crystal characteristics, so careful evaluation should be exercised when selecting the device version.

2. These versions are produced after receiving a purchase order. Please ask our Sales & Marketing section for further detail.

## **APPLICATIONS**


- VCXO modules
- Communications application
- Networking application
- Broadcasting application

#### **ORDERING INFORMATION**

Device	Package
CF5073××-1	Chip form

## PAD LAYOUT


(Unit: µm)




#### PAD DESCRIPTION AND DIMENSIONS

Ded No.	Pad No. Name	I/O	Description	Function	Pad dimensions [µm]		
Pau No.	rau no. Name 1/0		Description	runcuon	Х	Y	
1	VC	I	Oscillation frequency control voltage input pin	Positive polarity (frequency increases with increasing voltage)	134	915	
2	INHN	I	Output state control voltage input pin	High-impedance output when LOW, pull-up resistor built-in	137	295	
3	VSS	-	(–) supply pin		458	137	
4	Q	0	Output pin	Output frequency determined by internal circuit to one of $f_0$ , $f_0/2$ , $f_0/4$ , $f_0/8$ , $f_0/16$ , $f_0/32$	1086	155	
5	VDD	-	(+) supply pin		1106	772	
6	ХТ	I	Amplifier input pin	Crystal connection pins.	829	1263	
7	XTN	0	Amplifier output pin	Crystal is connected between XT and XTN.	416	1260	

## **BLOCK DIAGRAM**



Note. ESD of XT pin is inferior to other pins. ESD of all pins excluding XT pin is equivalent to that of our other oscillator products. VC pin has no protection circuit at V<sub>DD</sub> side. (See figure below.)



### **ABSOLUTE MAXIMUM RATINGS**

 $V_{SS} = 0V$  unless otherwise noted.

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage range	V <sub>DD</sub>		-0.5 to 7.0	V
	V	All input pins excluding VC pin	-0.5 to V <sub>DD</sub> + 0.5	V
Input voltage range	V <sub>IN</sub>	VC pin	-0.5 to V <sub>DD</sub> + 2.5 <sup>1</sup>	V
Output voltage range	V <sub>OUT</sub>		-0.5 to V <sub>DD</sub> + 0.5	V
Operating temperature range	T <sub>opr</sub>		-40 to +85	°C
Storage temperature range	T <sub>STG</sub>		-65 to +150	°C
Output current	I <sub>OUT</sub>		20	mA

1. It should not exceed + 7.0V.

## **RECOMMENDED OPERATING CONDITIONS**

 $V_{SS}$  = 0V, f = 10MHz to 60MHz,  $C_L \leq 15 pF$  unless otherwise noted.

Parameter	Symbol Conditions			Unit		
	Symbol	Min	Тур	Max	Omt	
Operating supply voltage	V <sub>DD</sub>		3.0	-	3.6	V
Input voltage	V <sub>IN</sub>		V <sub>SS</sub>	-	V <sub>DD</sub>	V
Operating temperature	T <sub>OPR</sub>		-40	-	+85	°C

# **ELECTRICAL CHARACTERISTICS**

## CF5073A×

Devenueter	Gumbal	Conditions			Rating		Unit
Parameter	Symbol	Condition	5	Min	Тур	Max	Unit
HIGH-level output voltage	V <sub>OH</sub>	Q: Measurement circuit 1, I <sub>OH</sub> = 6mA		2.5	2.75	-	V
LOW-level output voltage	V <sub>OL</sub>	Q: Measurement circuit 1, I	<sub>OL</sub> = 6mA	-	0.2	0.4	V
Output leakage current		Q: Measurement circuit 6,	V <sub>OH</sub> = V <sub>DD</sub>	-	-	10	μA
Oulput leakage current	ΙZ	INHN = LOW	V <sub>OL</sub> = V <sub>SS</sub>	-	-	10	μA
HIGH-level input voltage	V <sub>IH</sub>	INHN		0.7V <sub>DD</sub>	-	-	V
LOW-level input voltage	V <sub>IL</sub>	INHN		-	-	0.3V <sub>DD</sub>	V
			CF5073A1	-	8	20	mA
Current consumption		Measurement circuit 2, load circuit 1, INHN = open, $C_L = 15pF$ , f = 16MHz	CF5073A2	-	7.5	19.5	mA
	I <sub>DD</sub>		CF5073A3	-	7	19.5	mA
			CF5073A4 to 6	-	7	19	mA
INHN pull-up resistance	R <sub>UP</sub>	Measurement circuit 3	•	50	100	180	kΩ
	R <sub>f</sub>	Design value, determined b	y internal wafer	150	300	540	kΩ
	R <sub>D</sub>	pattern	-	0.67	0.96	1.25	kΩ
Built-in resistance	R <sub>B1</sub>	Measurement circuit 4		100	200	360	kΩ
	R <sub>B2</sub>	Design value, determined b pattern	y internal wafer	50	100	180	kΩ
	0	Design value, determined	V <sub>C</sub> = 0.3V	11.0	14.4	17.8	pF
	C <sub>V</sub>		V <sub>C</sub> = 3.0V	2.4	4.0	5.6	pF
Built-in capacitance	C <sub>G</sub>	Design value, determined by internal wafer pattern		25.5	30	34.5	pF
	CD			34	40	46	pF
	C <sub>C</sub>			8.5	10	11.5	pF

### CF5073B×

Devenueter	Cumhal	Conditions		Rating			Unit
Parameter	Symbol			Min	Тур	Max	Unit
HIGH-level output voltage	V <sub>OH</sub>	Q: Measurement circuit 1, I <sub>OH</sub> = 6mA		2.5	2.75	-	V
LOW-level output voltage	V <sub>OL</sub>	Q: Measurement circuit 1, I	<sub>OL</sub> = 6mA	-	0.2	0.4	V
		Q: Measurement circuit 6,	$V_{OH} = V_{DD}$	-	-	10	μA
Output leakage current	Ι <sub>Ζ</sub>	INHN = LOW	V <sub>OL</sub> = V <sub>SS</sub>	-	-	10	μA
HIGH-level input voltage	V <sub>IH</sub>	INHN		0.7V <sub>DD</sub>	-	-	V
LOW-level input voltage	V <sub>IL</sub>	INHN		-	-	0.3V <sub>DD</sub>	V
Current consumption			CF5073B1	_	9	22	mA
		$INHN = open, C_L = 15pF,$ f = 23MHz	CF5073B2	-	8	21	mA
	I <sub>DD</sub>		CF5073B3	_	7.5	20.5	mA
			CF5073B4 to 6	_	7.5	20.5	mA
INHN pull-up resistance	R <sub>UP</sub>	Measurement circuit 3		50	100	180	kΩ
	R <sub>f</sub>	Design value, determined b	y internal wafer	150	300	540	kΩ
	R <sub>D</sub>	pattern		0.50	0.72	0.94	kΩ
Built-in resistance	R <sub>B1</sub>	Measurement circuit 4		100	200	360	kΩ
	R <sub>B2</sub>	Design value, determined b pattern	y internal wafer	50	100	180	kΩ
		Design value, determined	V <sub>C</sub> = 0.3V	11.0	14.6	18.2	pF
Built-in capacitance	C <sub>V</sub>	by internal wafer pattern	V <sub>C</sub> = 3.0V	2.3	4.0	5.7	pF
	C <sub>G</sub>	Design value, determined by internal wafer pattern		25.5	30	34.5	pF
	CD			34	40	46	pF
	C <sub>C</sub>			12.7	15	17.3	pF

### **CF5073C**×

Devenueter	Cumhal	Conditions		Rating			Unit
Parameter	Symbol			Min	Тур	Max	Unit
HIGH-level output voltage	V <sub>OH</sub>	Q: Measurement circuit 1, I <sub>OH</sub> = 6mA		2.5	2.75	-	V
LOW-level output voltage	V <sub>OL</sub>	Q: Measurement circuit 1, I	<sub>OL</sub> = 6mA	-	0.2	0.4	V
Output lookage outrant		Q: Measurement circuit 6,	$V_{OH} = V_{DD}$	-	-	10	μA
Output leakage current	Ι	INHN = LOW	V <sub>OL</sub> = V <sub>SS</sub>	-	-	10	μA
HIGH-level input voltage	V <sub>IH</sub>	INHN		0.7V <sub>DD</sub>	-	-	V
LOW-level input voltage	V <sub>IL</sub>	INHN		-	-	0.3V <sub>DD</sub>	V
		Measurement circuit 2, load circuit 1,	CF5073C1	-	10	24	mA
Current consumption			CF5073C2	-	9	23	mA
	DD		CF5073C3	-	8.5	22.5	mA
			CF5073C4 to 6	-	8	22	mA
INHN pull-up resistance	R <sub>UP</sub>	Measurement circuit 3		50	100	180	kΩ
	R <sub>f</sub>	Design value, determined b	y internal wafer	150	300	540	kΩ
	R <sub>D</sub>	pattern		0.50	0.72	0.94	kΩ
Built-in resistance	R <sub>B1</sub>	Measurement circuit 4		100	200	360	kΩ
	R <sub>B2</sub>	Design value, determined b pattern	y internal wafer	50	100	180	kΩ
	0	Design value, determined	V <sub>C</sub> = 0.3V	11.0	14.6	18.2	pF
	Cv	by internal wafer pattern	V <sub>C</sub> = 3.0V	2.3	4.0	5.7	pF
Built-in capacitance	C <sub>G</sub>		,	25.5	30	34.5	pF
	CD	Design value, determined by internal wafer pattern		25.5	30	34.5	pF
	C <sub>C</sub>			29.7	35	40.3	pF

### CF5073D×

Parameter	Symbol	Conditions			Rating		Unit
Parameter	Symbol	Condition	5	Min	Тур	Max	Unit
HIGH-level output voltage	V <sub>OH</sub>	Q: Measurement circuit 1, I <sub>OH</sub> = 6mA		2.5	2.75	-	V
LOW-level output voltage	V <sub>OL</sub>	Q: Measurement circuit 1, I	<sub>OL</sub> = 6mA	-	0.2	0.4	V
Output leakage current	Ι <sub>Z</sub>	Q: Measurement circuit 6,	$V_{OH} = V_{DD}$	-	-	10	μA
Oulput leakage current	'Z	INHN = LOW	$V_{OL} = V_{SS}$	-	-	10	μA
HIGH-level input voltage	V <sub>IH</sub>	INHN		0.7V <sub>DD</sub>	-	-	V
LOW-level input voltage	V <sub>IL</sub>	INHN		-	-	0.3V <sub>DD</sub>	V
			CF5073D1	-	11	26	mA
Current consumption		Measurement circuit 2, load circuit 1, INHN = open, $C_L = 15pF$ , f = 37MHz	CF5073D2	-	9.5	24.5	mA
	I <sub>DD</sub>		CF5073D3	-	9	24	mA
			CF5073D4 to 6	-	8.5	23.5	mA
INHN pull-up resistance	R <sub>UP</sub>	Measurement circuit 3	•	50	100	180	kΩ
	R <sub>f</sub>	Design value, determined b	y internal wafer	150	300	540	kΩ
	R <sub>D</sub>	pattern		0.25	0.36	0.47	kΩ
Built-in resistance	R <sub>B1</sub>	Measurement circuit 4		100	200	360	kΩ
	R <sub>B2</sub>	Design value, determined b pattern	y internal wafer	50	100	180	kΩ
		Design value, determined	V <sub>C</sub> = 0.3V	11.0	14.6	18.2	pF
	C <sub>V</sub>		V <sub>C</sub> = 3.0V	2.3	4.0	5.7	pF
Built-in capacitance	C <sub>G</sub>	Design value, determined by internal wafer pattern		25.5	30	34.5	pF
	CD			25.5	30	34.5	pF
	CC			34	40	46	pF

### **CF5073E**×

Devenueter	Gumbal	Conditions			Rating		1114
Parameter	Symbol	Condition	S	Min	Тур	Max	Unit
HIGH-level output voltage	V <sub>OH</sub>	Q: Measurement circuit 1, I <sub>OH</sub> = 6mA		2.5	2.75	-	V
LOW-level output voltage	V <sub>OL</sub>	Q: Measurement circuit 1, I	<sub>OL</sub> = 6mA	-	0.2	0.4	V
Output leakage current	1	Q: Measurement circuit 6,	$V_{OH} = V_{DD}$	-	-	10	μA
Oulput leakage current	Ιz	INHN = LOW	V <sub>OL</sub> = V <sub>SS</sub>	-	-	10	μA
HIGH-level input voltage	V <sub>IH</sub>	INHN	1	0.7V <sub>DD</sub>	-	-	۷
LOW-level input voltage	V <sub>IL</sub>	INHN		-	-	0.3V <sub>DD</sub>	V
			CF5073E1	-	12	28	mA
Current consumption		Measurement circuit 2, load circuit 1, INHN = open, $C_L = 15pF$ , f = 44MHz	CF5073E2	-	10.5	26.5	mA
	IDD		CF5073E3	-	9.5	25.5	mA
			CF5073E4 to 6	-	9	25	mA
INHN pull-up resistance	R <sub>UP</sub>	Measurement circuit 3	1	50	100	180	kΩ
	R <sub>f</sub>	Design value, determined b	y internal wafer	150	300	540	kΩ
	R <sub>D</sub>	pattern		0.25	0.36	0.47	kΩ
Built-in resistance	R <sub>B1</sub>	Measurement circuit 4		100	200	360	kΩ
	R <sub>B2</sub>	Design value, determined b pattern	by internal wafer	50	100	180	kΩ
	0	Design value, determined	V <sub>C</sub> = 0.3V	11.0	14.6	18.2	pF
	C <sub>V</sub>	by internal wafer pattern	V <sub>C</sub> = 3.0V	2.3	4.0	5.7	pF
Built-in capacitance	C <sub>G</sub>	Design value, determined by internal wafer pattern		21.2	25	28.8	pF
	CD			21.2	25	28.8	pF
	C <sub>C</sub>			42.5	50	57.5	pF

### CF5073F×

Parameter	Symbol	Conditions			Rating		Unit
Parameter	Symbol	Condition	5	Min	Тур	Max	Unit
HIGH-level output voltage	V <sub>OH</sub>	Q: Measurement circuit 1, I <sub>OH</sub> = 6mA		2.5	2.75	-	V
LOW-level output voltage	V <sub>OL</sub>	Q: Measurement circuit 1, I	<sub>OL</sub> = 6mA	-	0.2	0.4	۷
Output leakage current	Ι <sub>Ζ</sub>	Q: Measurement circuit 6,	$V_{OH} = V_{DD}$	-	-	10	μA
Oulput leakage current	'Z	INHN = LOW	$V_{OL} = V_{SS}$	-	-	10	μA
HIGH-level input voltage	V <sub>IH</sub>	INHN		0.7V <sub>DD</sub>	-	-	V
LOW-level input voltage	V <sub>IL</sub>	INHN		-	-	0.3V <sub>DD</sub>	۷
			CF5073F1	-	13	30	mA
Current consumption		Measurement circuit 2, load circuit 1, INHN = open, $C_L = 15pF$ , f = 51MHz	CF5073F2	-	11	28	mA
	I <sub>DD</sub>		CF5073F3	-	10	27	mA
			CF5073F4 to 6	-	9.5	26.5	mA
INHN pull-up resistance	R <sub>UP</sub>	Measurement circuit 3		50	100	180	kΩ
	R <sub>f</sub>	Design value, determined b	y internal wafer	150	300	540	kΩ
	R <sub>D</sub>	pattern		0.25	0.36	0.47	kΩ
Built-in resistance	R <sub>B1</sub>	Measurement circuit 4		100	200	360	kΩ
	R <sub>B2</sub>	Design value, determined b pattern	y internal wafer	50	100	180	kΩ
	0	Design value, determined	V <sub>C</sub> = 0.3V	9.5	12.5	15.5	pF
	CV		V <sub>C</sub> = 3.0V	2.0	3.5	5.0	pF
Built-in capacitance	C <sub>G</sub>	Design value, determined by internal wafer pattern		17	20	23	pF
	CD			17	20	23	pF
	C <sub>C</sub>			42.5	50	57.5	pF


### SWITCHING CHARACTERISTICS

 $V_{DD}$  = 3.0 to 3.6V,  $V_{C}$  = 1.65V,  $V_{SS}$  = 0V, Ta = -40 to +85°C, unless otherwise noted

Parameter	Symbol	Conditions	Rating <sup>1</sup>			l lmit
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Output rise time	t <sub>r1</sub>	$ \begin{array}{l} \mbox{Measurement circuit 2, load circuit 1,} \\ 0.1 \mbox{V}_{\mbox{DD}} \rightarrow 0.9 \mbox{V}_{\mbox{DD}}, \mbox{C}_{\mbox{L}} = 15 \mbox{pF} \end{array} $	-	2.5	6	ns
Output fall time	t <sub>f1</sub>		-	2.5	6	ns
Output duty cycle	Duty	Measurement circuit 2, load circuit 1, $V_{DD} = 3.3V$ , Ta = 25°C, $C_L = 15pF$	40	50	60	%
Output disable delay time	t <sub>PLZ</sub>	Measurement circuit 5, load circuit 1,	-	-	100	ns
Output enable delay time	t <sub>PZL</sub>	$V_{DD} = 3.3V$ , Ta = 25°C, C <sub>L</sub> $\leq$ 15pF	-	-	100	ns

1. The switching characteristics apply for normal output waveforms. Note that, depending on the matching of the CF5073 series version and crystal, normal waveform output may not be continuous.

### Current consumption and Output waveform with NPC's standard crystal



f [MHz]	R1 [Ω]	L1 [mH]	C1 [fF]	C0 [pF]
30	7.06	2.25	12.5	3.11

#### **FUNCTIONAL DESCRIPTION**


#### **Standby Function**


When INHN goes LOW, the Q output pin becomes high impedance.

INHN	Q	Oscillator
HIGH (or open)	Any $f_{O}$ , $f_{O}/2$ , $f_{O}/4$ , $f_{O}/8$ , $f_{O}/16$ , or $f_{O}/32$	Operating
LOW	LOW High impedance	

### **MEASUREMENT CIRCUITS**


#### Measurement Circuit 1






XT input signal: 2.5Vp-p, 10MHz, sine wave C1 = 0.001µF, R1 = 50 $\Omega$ , R2 = 417 $\Omega$ , R3 = 434 $\Omega$ , V<sub>C</sub> = 1.65V

#### **Measurement Circuit 2**



 $V_C = 1.65V$ , INHN = open, crystal oscillation


#### **Measurement Circuit 3**



V<sub>C</sub> = 1.65V


#### **Measurement Circuit 5**


**Measurement Circuit 4** 




XT input signal: 2.5Vp-p, 10MHz, sine wave C1 = 0.001 $\mu$ F, R1 = 50 $\Omega$ , V<sub>C</sub> = 1.65V

### **Measurement Circuit 6**





#### **Output Enable/Disable Delay Times**



INHN input waveform  $tr = tf \le 10ns$ 

Please pay your attention to the following points at time of using the products shown in this document.

The products shown in this document (hereinafter "Products") are not intended to be used for the apparatus that exerts harmful influence on human lives due to the defects, failure or malfunction of the Products. Customers are requested to obtain prior written agreement for such use from NIPPON PRECISION CIRCUITS INC. (hereinafter "NPC"). Customers shall be solely responsible for, and indemnify and hold NPC free and harmless from, any and all claims, damages, losses, expenses or lawsuits, due to such use without such agreement. NPC reserves the right to change the specifications of the Products in order to improve the characteristic or reliability thereof. NPC makes no claim or warranty that the contents described in this document dose not infringe any intellectual property right or other similar right owned by third parties. Therefore, NPC shall not be responsible for such problems, even if the use is in accordance with the descriptions provided in this document. Any descriptions including applications, circuits, and the parameters of the Products in this document are for reference to use the Products, and shall not be guaranteed free from defect, inapplicability to the design for the mass-production products without further testing or modification. Customers are requested not to export or re-export, directly or indirectly, the Products to any country or any entity not in compliance with or in violation of the national export administration laws, treaties, orders and regulations. Customers are requested appropriately take steps to obtain required permissions or approvals from appropriate government agencies.



#### NIPPON PRECISION CIRCUITS INC.

4-3, Fukuzumi 2-chome, Koto-ku, Tokyo 135-8430, Japan Telephone: +81-3-3642-6661 Facsimile: +81-3-3642-6698 http://www.npc.co.jp/ Email: sales@npc.co.jp

NC0105BE 2003.06