

# 2Mb (128K x 16) Pseudo Static RAM

#### **Features**

• Wide voltage range: 2.70V-3.30V

Access Time: 70nsUltra-low active power

Typical active current: 2.0mA @ f = 1 MHz
 Typical active current: 13mA @ f = f<sub>max</sub>

• Ultra low standby power

· Automatic power-down when deselected

• CMOS for optimum speed/power

• Offered in a 48 Ball BGA Package


#### Functional Description[1]

The CG6263AM is a high-performance CMOS Pseudo static RAM organized as 128K words by 16 bits that supports an asynchronous memory interface. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life<sup>®</sup> (MoBL) in portable applications such as cellular telephones. The device can be put into standby mode reducing power consumption by more than 99% The device can also be put into standby mode

when deselected ( $\overline{\text{CE}}$  HIGH or both  $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$  are HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected ( $\overline{\text{CE}}$  HIGH), outputs are disabled ( $\overline{\text{OE}}$  HIGH), both  $\overline{\text{Byte}}$  High Enable and Byte Low Enable are disabled ( $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}$  LOW and  $\overline{\text{WE}}$  LOW). The addresses must not be toggled once the read is started on the device.

Writing to the device is accomplished by taking Chip Enables  $\overline{(CE\ LOW\ )}$  and Write Enable  $\overline{(WE)}$  input LOW. If Byte Low Enable  $\overline{(BLE)}$  is LOW, then data from I/O pins (I/O $_0$  through I/O $_1$ ), is written into the location specified on the address pins (A $_0$  through A $_1$ ). If Byte High Enable  $\overline{(BHE)}$  is LOW, then data from I/O pins (I/O $_8$  through I/O $_1$ ) is written into the location specified on the address pins (A $_0$  through A $_1$ ).

Reading from the device is accomplished by taking Chip Enables ( $\overline{\text{CE}}$  LOW) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O $_8$  to I/O $_1$ 5. See the truth table at the back of this datasheet for a complete description of read and write modes




#### Note:

1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



# Pin Configuration<sup>[2, 3, 4]</sup>



#### Note:

DNU pins have to be left floating.
Ball D3, H1, G2 and ball H6 for the FBGA package can be used to upgrade to a 4M, 8M, 16M and a 32M density respectively.
NC "no connect" - not connected internally to the die.

38-XXXXX Page - 2 - of 12

#### **CG6263AM**

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to + 150°C Ambient Temperature with Power Applied.......55°C to + 125°C Supply Voltage to Ground Potential ..... -0.4V to 4.6V

DC Voltage Applied to Outputs in High Z State <sup>[5, 6, 7]</sup>	0.4V to 3.3V
DC Input Voltage <sup>[5, 6, 7]</sup>	
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

### Operating Range<sup>[9]</sup>

Device	Range	Ambient Temperature	V <sub>CC</sub>
CG6263AM	Industrial	−25°C to +85°C	2.70V to 3.30V

#### **Product Portfolio**

							Power D	issipatio	n	
Product	V <sub>CC</sub> Range (V)		V <sub>CC</sub> Range (V)		Operating I <sub>CC</sub> (mA)		)	Standby I. (u.A.		
				( - /	f = 1MHz		f = f <sub>max</sub>		Standby I <sub>SB2</sub> (μA)	
	Min.	Typ. <sup>[8]</sup>	Max.		Typ. <sup>[8]</sup>	Max.	Typ. <sup>[8]</sup>	Max.	<b>Typ.</b> <sup>[8]</sup>	Max.
CG6263AM	2.70	3.0	3.30	70	2	4	13	17	55	80

#### Notes:

- 5.  $V_{IL(MIN)}$  = -0.5V for pulse durations less than 20ns.

- VI<sub>L(MIN)</sub> = -0.5V for pulse durations less than 20ns.

  VI<sub>H(Max)</sub> = Vcc + 0.5V for pulse durations less than 20ns.

  Overshoot and undershoot specifications are characterized and are not 100% tested.

  Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.
- 9. Vcc must be at minimal operational levels before inputs are turned ON.

38-XXXXX Page - 3 - of 12



# **Electrical Characteristics** Over the Operating Range

				CC	36263AM-7	70		
Parameter	Description Test Conditions				Typ. <sup>[8]</sup>	Max.	Unit	
V <sub>CC</sub>	Supplay Voltage			2.7		3.3	V	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = −1.0 mA	V <sub>CC</sub> = 2.70V	2.4			V	
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.0mA	V <sub>CC</sub> = 2.70V			0.4	V	
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = 2.7V to 3.3V		0.8*Vcc		V <sub>CC</sub> +0.3V	V	
V <sub>IL</sub>	Input LOW Voltage	$V_{CC}$ = 2.7V to 3.3V(F = 0)		-0.3		0.4	V	
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$	<b>-</b> 1		+1	μА		
I <sub>OZ</sub>	Output Leakage Current	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CC</sub> , Output Disable	ed	-1		+1	μΑ	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$		13	17	mA	
	Current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels		2.0	4	mA	
I <sub>SB1</sub>	Automatic CE Power-Down Current — CMOS Inputs	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$				350	μА	
I <sub>SB2</sub>	Automatic CE Power-Down Current — CMOS Inputs	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2\text{V}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V} \text{ or } \text{V}_{\text{IN}} \le 0.2\text{V},$ $\text{f} = 0, \text{V}_{\text{CC}} = 3.30\text{V}$		55	80	μА		

# Capacitance<sup>[10]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

## Thermal Resistance<sup>[10]</sup>

Description	Test Conditions	Symbol	BGA	Unit
Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	$\Theta_{JA}$	55	°C/W
Thermal Resistance (Junction to Case)		$\Theta_{\sf JC}$	16	°C/W


#### Note:

38-XXXXX Page - 4 - of 12

<sup>10.</sup> Tested initially and after any design or process changes that may affect these parameters.



#### **AC Test Loads and Waveforms**



Parameters	3.0V V <sub>CC</sub>	Unit
R1	1179	Ω
R2	1941	Ω
R <sub>TH</sub>	733	Ω
V <sub>TH</sub>	1.87	V

38-XXXXX Page - 5 - of 12



## Switching Characteristics Over the Operating Range<sup>[11]</sup>

		70			
Parameter	Description	Min.	Max.	Unit	
READ CYCLE	•			1	
t <sub>RC</sub>	Read Cycle Time	70		ns	
t <sub>AA</sub>	Address to Data Valid		70	ns	
t <sub>OHA</sub>	Data Hold from Address Change	10		ns	
t <sub>ACE</sub>	CE LOW to Data Valid		70	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns	
t <sub>LZOE</sub>	OE LOW to LOW Z <sup>[12, 14]</sup>	5		ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[12, 14]</sup>		25	ns	
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[12, 14]</sup>	5		ns	
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[12, 14]</sup>		25	ns	
t <sub>DBE</sub>	BLE / BHE LOW to Data Valid		70	ns	
t <sub>LZBE</sub>	BLE / BHE LOW to Low Z <sup>[12, 14]</sup>	5		ns	
t <sub>HZBE</sub>	BLE / BHE HIGH to HIGH Z <sup>[12, 14]</sup>		25	ns	
t <sub>SK</sub>	Address Skew		0	ns	
WRITE CYCLE <sup>[13]</sup>	•			1	
$t_{WC}$	Write Cycle Time	70		ns	
t <sub>SCE</sub>	CE LOW to Write End	60		ns	
t <sub>AW</sub>	Address Set-Up to Write End	60		ns	
$t_{HA}$	Address Hold from Write End	0		ns	
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns	
t <sub>PWE</sub>	WE Pulse Width	45		ns	
t <sub>BW</sub>	BLE / BHE LOW to Write End	60		ns	
t <sub>SD</sub>	Data Set-Up to Write End	45		ns	
t <sub>HD</sub>	Data Hold from Write End	0		ns	
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[12, 14]</sup>		25	ns	
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[12, 14]</sup>	5		ns	

#### Notes:


38-XXXXX Page - 6 - of 12

<sup>11.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 1ns/V, timing reference levels of V<sub>CC(typ.)</sub>/2, input pulse levels of 0V to V<sub>CC(typ.)</sub>, and output loading of the specified l<sub>OL</sub>/l<sub>OH</sub> as shown in the "AC Test Loads and Waveforms" section..
12. t<sub>HZOE</sub>, t<sub>HZCE</sub>, t<sub>HZEE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedence state.
13. The internal Write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write
14. High-Z and Low-Z parameters are characterized and are not 100% tested. .




## **Switching Waveforms**

# Read Cycle 1 (Address Transition Controlled)<sup>[15, 16]</sup>



## Read Cycle 2 (OE Controlled) [15, 16]




Note:

15. WE is HIGH for Read Cycle.
16. Addresses should not be toggled after the start of a read cycle


38-XXXXX Page - 7 - of 12



## Switching Waveforms (continued)



# Write Cycle 2 (CE Controlled) [13, 14, 17, 18, 19]




17. Data I/O is high impedance if OE = V<sub>IH</sub>.
18. If Chip Enable goes INACTIVE with WE = V<sub>IH</sub>, the output remains in a high-impedance state.
19. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.

38-XXXXX Page - 8 - of 12




# Switching Waveforms (continued)

# Write Cycle 3 ( $\overline{\rm WE}$ Controlled, $\overline{\rm OE}$ LOW) $^{[18,\ 19]}$



# Write Cycle 4 (BHE/BLE Controlled, OE LOW) [18, 19]



38-XXXXX Page - 9 - of 12



# Truth Table<sup>[20]</sup>

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
Х	Х	Х	Н	Н	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data Out (I/O0 - I/O15)	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out (I/O0 – I/O7); High Z (I/O8 – I/O15)	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	High Z (I/O0 – I/O7); Data Out (I/O8 – I/O15)	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O0 - I/O15)	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (I/O0 – I/O7); High Z (I/O8 – I/O15)	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	High Z (I/O0 – I/O7); Data In (I/O8 – I/O15)	Write	Active (I <sub>CC</sub> )

**Note:** 20. H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = Don't Care

# **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CG6263AM	BA48K	48-ball Fine Pitch BGA (6 mm × 8mm × 1.2 mm)	Industrial


Page - 10 - of 12 38-XXXXX



#### **Package**

#### 48-Ball (6 mm x 8mm x 1.2 mm) FBGA BA48K





MoBL and More Battery Life are trademarks of Cypress Semiconductor Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders

38-XXXXX Page - 11 - of 12



# **PRELIMINARY**

**CG6263AM** 

Document Title: CG6263AM MoBL3 <sup>®</sup> 2Mb (128K x 16) Pseudo Static RAM Document Number: 38-XXXXX						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**		10/21/03	MPR	New Datasheet		

38-XXXXX Page - 12 - of 12